GAL20VP8B-15LJ Lattice Semiconductor, GAL20VP8B-15LJ Datasheet
GAL20VP8B-15LJ
Related parts for GAL20VP8B-15LJ
GAL20VP8B-15LJ Summary of contents
Page 1
... GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified. Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...
Page 2
... Icc (mA Part Number Description GAL20VP8B Device Name Speed (ns Low Power Power Ordering # 115 GAL20VP8B-15LP 115 GAL20VP8B-15LJ 115 GAL20VP8B-25LP 115 GAL20VP8B-25LJ _ XXXXXXXX Specifications GAL20VP8 Package 24-Pin Plastic DIP 28-Lead PLCC 24-Pin Plastic DIP 28-Lead PLCC Grade ...
Page 3
Output Logic Macrocell (OLMC) The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accom- plished by development software/hardware and is completely trans- parent to the user. There are three global OLMC ...
Page 4
Registered Mode In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions. All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered ...
Page 5
Registered Mode Logic Diagram 1(2) 0 0000 0280 2(3) 0320 0600 3(4) 0640 0920 4(5) 0960 1240 5(6) 1280 1560 7(9) 1600 1880 8(10) 1920 2200 9(11) 2240 2520 10(12) 11(13) 64-USER ELECTRONIC SIGNATURE FUSES 2568, 2569, .... Byte7 Byte6 ...
Page 6
Complex Mode In the Complex mode, macrocells are configured as output only or I/O functions six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer ...
Page 7
Complex Mode Logic Diagram 1( 0000 0280 2(3) 0320 0600 3(4) 0640 0920 4(5) 0960 1240 5(6) 1280 1560 7(9) 1600 1880 8(10) 1920 2200 9(11) 2240 2520 10(12) 11(13) 64-USER ELECTRONIC SIGNATURE FUSES 2568, 2569, .... Byte7 ...
Page 8
Simple Mode In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs. All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each ...
Page 9
Simple Mode Logic Diagram 1( 0000 0280 2(3) 0320 0600 3(4) 0640 0920 4(5) 0960 1240 5(6) 1280 1560 7(9) 1600 1880 8(10) 1920 2200 9(11) 2240 2520 10(12) 11(13) 64-USER ELECTRONIC SIGNATURE FUSES 2568, 2569, .... Byte7 ...
Page 10
Absolute Maximum Ratings Supply voltage V ........................................ –.5 to +7V CC Input voltage applied .......................... –2 Off-state output voltage applied ......... –2 Storage Temperature ................................ –65 to 150 C Ambient Temperature with Power Applied ........................................... –55 ...
Page 11
AC Switching Characteristics TEST DESCRIPTION PARAMETER 1 COND . Input or I/O to Combinational Output Clock to Output Delay — Clock to Feedback Delay t su — Setup Time, Input or ...
Page 12
Switching Waveforms INPUT or I/O FEEDBACK COMBINATIONAL OUTPUT Combinatorial Output INPUT or I/O FEEDBACK t dis COMBINATIONAL OUTPUT Input or I/O to Output Enable/Disable t wh CLK f 1/ max (w/o fb) Clock Width Specifications GAL20VP8 INPUT or I/O FEEDBACK ...
Page 13
Descriptions CLK LOGIC REGISTER ARRAY max with External Feedback 1/( Note: fmax with external feedback is calculated from measured tsu and tco. CLK LOGIC REGISTER ARRAY max with No ...
Page 14
... TTL devices. GAL20VP8 input buffers have active pull-ups within their input structure result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all un- used inputs and tri-stated I/O pins for both devices be connected to another active input GND ...
Page 15
Power-Up Reset INTERNAL REGISTER FEEDBACK/EXTERNAL OUTPUT REGISTER Circuitry within the GAL20VP8 provides a reset signal to all reg- isters during power-up. All internal registers will have their Q out- t puts set low after a specified time ( pr, 1 ...
Page 16
Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 1 0.9 ...
Page 17
Typical AC and DC Characteristic Diagrams Vol vs Iol 0.5 0.4 0.3 0.2 0.1 0 0.00 20.00 40.00 60.00 80.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Delta ...