BS62LV8000 Brilliance Semiconductor, BS62LV8000 Datasheet

no-image

BS62LV8000

Manufacturer Part Number
BS62LV8000
Description
Very Low Power/Voltage CMOS SRAM 1M X 8 bit
Manufacturer
Brilliance Semiconductor
Datasheet
R0201-BS62LV8000
• Wide Vcc operation voltage : 2.4V ~ 5.5V
• Very low power consumption :
• High speed access time :
• Automatic power down when chip is deselected
• Three state outputs and TTL compatible
• Fully static operation
• Data retention supply voltage as low as 1.5V
• Easy expansion with CE1, CE2 and OE options
BS62LV8000EC
BS62LV8000BC
BS62LV8000EI
BS62LV8000BI
PRODUCT FAMILY
Brilliance Semiconductor Inc
FEATURES
PIN CONFIGURATIONS
VCC
GND
Vcc = 3V
Vcc = 5V
-70
-10
DQ0
DQ1
DQ2
DQ3
A
B
C
D
E
F
G
H
CE1
A19
A18
A17
A16
A15
NC
NC
NC
NC
WE
A4
A3
A2
A1
A0
PRODUCT
48-Ball CSP top View
FAMILY
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
VSS
A18
VCC
1
NC
NC
NC
D0
D3
BSI
100ns (Max) at Vcc = 3V
70ns (Max) at Vcc = 3V
BS62LV8000EC
BS62LV8000EI
OE
2
NC
D1
D2
A8
NC
NC
NC
C-grade: 20mA (Max.) operating current
C-grade: 45mA (Max.) operation current
I -grade: 25mA (Max.) operating current
0.5uA (Typ.) CMOS standby current
I -grade: 50mA (Max.) operating current
3uA (Typ.) CMOS standby current
VCC
A17
A14
A12
3
A0
A3
A5
A9
-40
TEMPERATURE
+0
A16
A15
A13
A10
4
A1
A4
A6
A7
OPERATING
O
O
C to +70
C to +85
Very Low Power/Voltage CMOS SRAM
1M X 8 bit
A11
5
A2
CE1
D5
WE
NC
D6
NC
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
CE2
VCC
VSS
A19
6
NC
D4
NC
D7
A5
A6
A7
OE
CE2
A8
NC
NC
DQ7
DQ6
GND
VCC
DQ5
DQ4
NC
NC
A9
A10
A11
A12
A13
A14
O
O
C
C
. reserves the right to modify document contents without notice.
2.4V ~ 5.5V
2.4V ~ 5.5V
RANGE
Vcc
70 / 100
70 / 100
SPEED
Vcc=3V
( ns )
FUNCTIONAL BLOCK DIAGRAM
The BS62LV8000 is a high performance, very low power CMOS
Static Random Access Memory organized as 1,048,576 words by 8 bits
and operates from a wide range of 2.4V to 5.5V supply voltage.
Advanced CMOS technology and circuit techniques provide both high
speed and low power features with a typical CMOS standby current of
0.5uA and maximum access time of 70ns in 3V operation.
Easy memory expansion is provided by an active LOW chip
enable (CE1), an active HIGH chip enable(CE2) and active LOW output
enable (OE) and three-state output drivers.
The BS62LV8000 has an automatic power down feature, reducing the
power consumption significantly when chip is deselected.
The BS62LV8000 is available in 44 pin TSOP2 and 48-pin BGA type.
1
A13
A17
A15
A18
A16
A14
A12
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
GENERAL DESCRIPTION
CE1
Vdd
Gnd
CE2
A7
A6
A5
A4
WE
OE
Vcc=3V
Address
Buffer
3uA
6uA
Input
( I
STANDBY
CCSB1
8
Control
8
POWER DISSIPATION
, Max )
22
Vcc=5V
100uA
30uA
Output
Buffer
Buffer
Data
Input
Data
Decoder
Row
Vcc=3V
20mA
25mA
Operating
8
( I
2048
8
CC
, Max )
A11A9 A8 A3 A2 A1 A0A10 A19
BS62LV8000
Vcc=5V
45mA
50mA
Address Input Buffer
Column Decoder
Memory Array
2048 X 4096
Write Driver
Sense Amp
Column I/O
4096
BGA-48-0810
TSOP2-44
TSOP2-44
BGA-48-0810
512
18
PKG TYPE
Revision 2.4
April 2002

Related parts for BS62LV8000

BS62LV8000 Summary of contents

Page 1

... HIGH chip enable(CE2) and active LOW output enable (OE) and three-state output drivers. The BS62LV8000 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The BS62LV8000 is available in 44 pin TSOP2 and 48-pin BGA type. SPEED Vcc ( ns ) ...

Page 2

... OPERATING RANGE RATING UNITS -0 Vcc+0.5 Commercial O -40 to +125 C O -60 to +150 C 1.0 W CAPACITANCE 20 mA SYMBOL This parameter is guaranteed and not tested. 2 BS62LV8000 Function I/O OPERATION Vcc CURRENT High Z High Z D OUT D IN AMBIENT RANGE TEMPERATURE + Industrial - +85 O ...

Page 3

... IN IN See Retention Waveform ( CE1 Controlled ) Data Retention Mode ≥ V 1.5V DR Vcc t CDR ≥ CE1 Vcc - 0. CE2 Controlled ) Data Retention Mode V 1.5V DR Vcc t CDR CE2 0. BS62LV8000 (1) MIN. TYP. MAX. -0.5 -- Vcc=3V -0.5 -- Vcc=5V 2.0 -- Vcc+0.2 Vcc=3V 2.2 -- Vcc+0.2 Vcc= Vcc= Vcc=5V Vcc=3V 2.4 ...

Page 4

... Output Disable to Output Address Change 4 BS62LV8000 KEY TO SWITCHING WAVEFORMS WAVEFORM INPUTS MUST BE STEADY MAY CHANGE FROM MAY CHANGE FROM DON T CAR E: ANY CHANG E PERMITTED DOES NOT APPLY Vcc = 3V ) BS62LV8000-70 BS62LV8000-10 MIN. TYP. MAX. MIN. TYP. MAX 100 -- -- ...

Page 5

... The parameter is guaranteed but not 100% tested. R0201-BS62LV8000 ) ACS2 t ACS1 (5) t CLZ ACS2 t OLZ t ACS1 (5) t CLZ . and CE2 = 5pF as shown in Figure 1B BS62LV8000 t OH (5) t CHZ (5) OHZ (1,5) t CHZ Revision 2.4 April 2002 ...

Page 6

... Data to Write Time Overlap Data Hold from Write Time Output Disable to Output in High Z End of Write to Output Active t WC (5) (11 ( (4,10) t OHZ 6 BS62LV8000 Vcc = 3.0V ) BS62LV8000-70 BS62LV8000-10 MIN. TYP. MAX. MIN. TYP. MAX 100 -- 100 -- 100 -- 35 -- ...

Page 7

... CE2 going high or CE1 going low to the end of write. CW R0201-BS62LV8000 ( (4,10) t WHZ ). IL ± 500mV from steady state with BS62LV8000 (11 ( (8, 5pF as shown in Figure 1B. (8) Revision 2.4 April 2002 ...

Page 8

... BSI ORDERING INFORMATION BS62LV8000 PACKAGE DIMENSIONS TSOP2-44 R0201-BS62LV8000 BS62LV8000 SPEED 70: 70ns 10: 100ns GRADE + - + PACKAGE E: TSOP2-44 B: BGA-48-0810 Revision 2.4 April 2002 ...

Page 9

... BSI PACKAGE DIMENSIONS (continued) SIDE VIEW D 0.1 D1 VIEW A 48 mini-BGA (8 x 10mm) R0201-BS62LV8000 NOTES: 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS 10.0 8.0 9 BS62LV8000 5.25 3.75 0.75 SOLDER BALL 0.35 0.05 Revision 2.4 April 2002 ...

Page 10

... BSI REVISION HISTORY Revision Description 2.2 2001 Data Sheet release 2.3 Modify Standby Current (Typ. and Max.) 2.4 Modify some AC parameters. Modify 5V ICCSB1_Max(I-grade) from 50uA to 100uA. R0201-BS62LV8000 Date Apr. 15, 2001 Jun. 29, 2001 April,11,2002 10 BS62LV8000 Note Revision 2.4 April 2002 ...

Related keywords