AM29F080B Advanced Micro Devices, AM29F080B Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/0/14/advanced_micro_devices_sml.jpg)
AM29F080B
Manufacturer Part Number
AM29F080B
Description
8 Megabit (1 M x 8-Bit) CMOS 5.0 Volt-only/ Uniform Sector Flash Memory
Manufacturer
Advanced Micro Devices
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29F080B-120EC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29F080B-120EI
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29F080B-120FC
Manufacturer:
AMD/SPAN
Quantity:
222
Part Number:
AM29F080B-55EF
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AM29F080B-70ED
Manufacturer:
AMD
Quantity:
5 530
Company:
Part Number:
AM29F080B-70EF
Manufacturer:
ATMEL
Quantity:
1 000
Company:
Part Number:
AM29F080B-70EF
Manufacturer:
AMD
Quantity:
5 530
Part Number:
AM29F080B-70EF
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29F080B-70EI
Manufacturer:
AMD
Quantity:
4 090
and determine whether or not a sector is protected.
The Command Definitions table shows the address
and data requirements. This method is an alternative to
that shown in the Autoselect Codes (High Voltage
Method) table, which is intended for PROM program-
mers and requires V
The autoselect command sequence is initiated by
writing two unlock cycles, followed by the autoselect
command. The device then enters the autoselect
mode, and the system may read at any address any
number of times, without initiating another command
sequence.
A read cycle at address XX00h retrieves the manufac-
turer code. A read cycle at address XX01h returns the
device code. A read cycle containing a sector address
(SA) and the address 02h in returns 01h if that sector
is protected, or 00h if it is unprotected. Refer to the
Sector Address tables for valid sector addresses.
The system must write the reset command to exit the
autoselect mode and return to reading array data.
Byte Program Command Sequence
Programming is a four-bus-cycle operation. The pro-
gram command sequence is initiated by writing two un-
lock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program al-
gorithm. The system is not required to provide further
controls or timings. The device automatically provides
internally generated program pulses and verify the pro-
grammed cell margin. The Command Definitions take
shows the address and data requirements for the byte
program command sequence.
When the Embedded Program algorithm is complete,
the device then returns to reading array data and ad-
dresses are no longer latched. The system can deter-
mine the status of the program operation by using DQ7,
DQ6, or RY/BY#. See “Write Operation Status” for in-
formation on these status bits.
Any commands written to the device during the Em-
bedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program-
ming operation. The program command sequence
should be reinitiated once the device has reset to read-
ing array data, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from a “0” back to a “1”. Attempting to do so may halt
the operation and set DQ5 to “1”, or cause the Data#
Polling algorithm to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0”. Only erase operations can convert a “0”
to a “1”.
November 1, 2006 21503G5
ID
on address bit A9.
D A T A S H E E T
Am29F080B
Note:See the appropriate Command Definitions table for pro-
gram command sequence.
Chip Erase Command Sequence
Chip erase is a six-bus-cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. The Command
Definitions table shows the address and data require-
ments for the chip erase command sequence.
Any commands written to the chip during the Embed-
ded Erase algorithm are ignored. Note that a hardware
reset during the chip erase operation immediately ter-
minates the operation. The Chip Erase command se-
Increment Address
Figure 2. Program Operation
in progress
Embedded
algorithm
Program
No
Command Sequence
Write Program
Last Address?
Programming
from System
Verify Data?
Completed
Data Poll
START
Yes
Yes
No
13