AM29F080B Advanced Micro Devices, AM29F080B Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/0/14/advanced_micro_devices_sml.jpg)
AM29F080B
Manufacturer Part Number
AM29F080B
Description
8 Megabit (1 M x 8-Bit) CMOS 5.0 Volt-only/ Uniform Sector Flash Memory
Manufacturer
Advanced Micro Devices
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29F080B-120EC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29F080B-120EI
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29F080B-120FC
Manufacturer:
AMD/SPAN
Quantity:
222
Part Number:
AM29F080B-55EF
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AM29F080B-70ED
Manufacturer:
AMD
Quantity:
5 530
Company:
Part Number:
AM29F080B-70EF
Manufacturer:
ATMEL
Quantity:
1 000
Company:
Part Number:
AM29F080B-70EF
Manufacturer:
AMD
Quantity:
5 530
Part Number:
AM29F080B-70EF
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29F080B-70EI
Manufacturer:
AMD
Quantity:
4 090
The remaining scenario is that the system initially de-
termines that the toggle bit is toggling and DQ5 has not
gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles, de-
termining the status as described in the previous para-
graph. Alternatively, it may choose to perform other
system tasks. In this case, the system must start at the
beginning of the algorithm when it returns to determine
the status of the operation (top of Figure 5).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a “1.” This is a failure
condition that indicates the program or erase cycle was
not successfully completed.
The DQ5 failure condition may appear if the system
tries to program a “1” to a location that is previously pro-
grammed to “0.” Only an erase operation can change
a “0” back to a “1.” Under this condition, the device
halts the operation, and when the operation has ex-
ceeded the timing limits, DQ5 produces a “1.”
Under both these conditions, the system must issue the
reset command to return the device to reading array
data.
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not an
erase operation has begun. (The sector erase timer
does not apply to the chip erase command.) If addi-
tional sectors are selected for erasure, the entire time-
out also applies after each additional sector erase
command. When the time-out is complete, DQ3
switches from “0” to “1.” The system may ignore DQ3
if the system can guarantee that the time between ad-
ditional sector erase commands will always be less
than 50 s. See also the “Sector Erase Command Se-
quence” section.
After the sector erase command sequence is written,
the system should read the status on DQ7 (Data# Poll-
ing) or DQ6 (Toggle Bit I) to ensure the device has ac-
cepted the command sequence, and then read DQ3. If
DQ3 is “1”, the internally controlled erase cycle has be-
gun; all further commands (other than Erase Suspend)
are ignored until the erase operation is complete. If
DQ3 is “0”, the device will accept additional sector
erase commands. To ensure the command has been
accepted, the system software should check the status
of DQ3 prior to and following each subsequent sector
erase command. If DQ3 is high on the second status
P R E L I M I N A R Y
Am29F080B
check, the last command might not have been ac-
cepted. Table 6 shows the outputs for DQ3.
Notes:
1. Read toggle bit twice to determine whether or not it is
2. Recheck toggle bit because it may stop toggling as DQ5
toggling. See text.
changes to “1”. See text.
No
Figure 5. Toggle Bit Algorithm
Complete, Write
Reset Command
Read DQ7–DQ0
Read DQ7–DQ0
Read DQ7–DQ0
Program/Erase
Operation Not
Toggle Bit
Toggle Bit
DQ5 = 1?
= Toggle?
= Toggle?
START
Twice
Yes
Yes
Yes
(Notes
1, 2)
Note 1
Operation Complete
No
No
Program/Erase
21503C-10
19