MC54HC366J Motorola, MC54HC366J Datasheet

no-image

MC54HC366J

Manufacturer Part Number
MC54HC366J
Description
CDIP
Manufacturer
Motorola
Datasheet

Specifications of MC54HC366J

Date_code
07+
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Hex 3-State Inverting Buffer
with Common Enables
High–Performance Silicon–Gate CMOS
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
common active–low Output Enables. When either of the enables is high, the
buffer outputs are placed into high–impedance states. The HC366 has
inverting outputs.
10/95
Motorola, Inc. 1995
The MC54/74HC366 is identical in pinout to the LS366. The device inputs
This device is a high–speed hex buffer with 3–state outputs and two
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1 A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 78 FETs or 19.5 Equivalent Gates
OUTPUT ENABLE 1 1
OUTPUT ENABLE 2
LOGIC DIAGRAM
15
A0
A1
A2
A3
A4
A5
10
12
14
2
4
6
PIN 16 = V CC
PIN 8 = GND
11
13
3
5
7
9
Y0
Y1
Y2
Y3
Y4
Y5
1
REV 6
16
MC54/74HC366
16
X = don’t care
Z = high impedance
Enable
ENABLE 1
1
1
OUTPUT
H
X
1
L
L
MC54HCXXXJ
MC74HCXXXN
ORDERING INFORMATION
GND
PIN ASSIGNMENT
FUNCTION TABLE
A0
Y0
A1
Y1
A2
Y2
Inputs
Enable
1
2
3
4
5
6
7
8
X
H
2
L
L
CERAMIC PACKAGE
PLASTIC PACKAGE
CASE 620–10
CASE 648–08
16
15
14
13
12
10
A
H
X
X
11
L
9
N SUFFIX
J SUFFIX
Ceramic
Plastic
V CC
OUTPUT
ENABLE 2
A5
Y5
A4
Y4
A3
Y3
Output
Y
H
Z
Z
L

Related parts for MC54HC366J

Related keywords