74ABT16373CSSCX Fairchild Semiconductor, 74ABT16373CSSCX Datasheet - Page 2
![IC TRANSP LATCH 16BIT 3ST 48SSOP](/photos/7/6/70644/261-48-ssop_w_sml.jpg)
74ABT16373CSSCX
Manufacturer Part Number
74ABT16373CSSCX
Description
IC TRANSP LATCH 16BIT 3ST 48SSOP
Manufacturer
Fairchild Semiconductor
Series
74ABTr
Datasheet
1.74ABT16373CSSC.pdf
(6 pages)
Specifications of 74ABT16373CSSCX
Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
4.5 V ~ 5.5 V
Independent Circuits
2
Delay Time - Propagation
1.4ns
Current - Output High, Low
32mA, 64mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ABT16373CSSCX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
www.fairchildsemi.com
Functional Description
The ABT16373 contains sixteen D-type latches with 3-
STATE standard outputs. The device is byte controlled with
each byte functioning identically, but independent of the
other. Control pins can be shorted together to obtain full
16-bit operation. The following description applies to each
byte. When the Latch Enable (LE
the D
transparent, i.e., a latch output will change states each time
its D input changes. When LE
information that was present on the D inputs a setup time
preceding the HIGH-to-LOW transition of LE
STATE standard outputs are controlled by the Output
Enable (OE
puts are in the 2-state mode. When OE
dard outputs are in the high impedance mode but this does
not interfere with entering new data into the latches.
Logic Diagrams
n
enters the latches. In this condition the latches are
n
) input. When OE
n
n
is LOW, the standard out-
is LOW, the latches store
n
) input is HIGH, data on
n
is HIGH, the stan-
n
. The 3-
2
Truth Tables
H
L
X
Z
Previous
LOW Voltage Level
High Impedance
HIGH Voltage Level
Immaterial
LE
LE
X
H
H
X
H
H
L
L
2
1
previous output prior to HIGH-to-LOW transition of LE
OE
Inputs
OE
Inputs
H
L
L
L
H
L
L
L
2
1
D
D
8
0
–D
X
H
X
X
H
X
L
–D
L
15
7
(Previous)
(Previous)
Outputs
Outputs
O
O
8
0
–O
H
–O
Z
L
H
Z
L
15
7