MC10H130FN ON Semiconductor, MC10H130FN Datasheet

no-image

MC10H130FN

Manufacturer Part Number
MC10H130FN
Description
IC S-R LATCH DUAL 20PLCC
Manufacturer
ON Semiconductor
Series
10Hr
Datasheet

Specifications of MC10H130FN

Logic Type
S-R Latch
Circuit
1:1
Output Type
Differential
Voltage - Supply
5.2V
Independent Circuits
2
Delay Time - Propagation
1ns
Operating Temperature
0°C ~ 75°C
Mounting Type
Surface Mount
Package / Case
20-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Output High, Low
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC10H130FN
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
MC10H130FNG
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
MC10H130FNR2
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
MC10H130FNR2G
Manufacturer:
ON Semiconductor
Quantity:
10 000
MC10H130
Dual Latch
Description
duplication of the standard MECL 10K™ family part, with 100%
improvement in clock speed and propagation delay and no increase in
power supply current.
Features
*For additional information on our Pb−Free strategy and soldering details, please
© Semiconductor Components Industries, LLC, 2006
February, 2006 − Rev. 8
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
The MC10H130 is a MECL 10H™ part which is a functional/pinout
Temperature Range)
Propagation Delay, 1.0 ns Typical
Power Dissipation, 155 mW Typical
Improved Noise Margin 150 mV (Over Operating Voltage and
Voltage Compensated
MECL 10K Compatible
Pb−Free Packages are Available*
Pin assignment is for Dual−in−Line Package.
CE2 11
CE1 6
R2 13
D2 10
S2 12
S1 5
D1 7
R1 4
C
Figure 1. Logic Diagram
9
Figure 2. Pin Assignment
V
V
C
CC1
Q1
Q1
R1
D1
S1
EE
E1
2
3
4
5
6
7
8
1
16
15
14
13
12
10
11
9
Q1
Q1
Q2
Q2
V
V
V
CC1
CC2
EE
V
Q2
Q2
R2
S2
C
D2
C
CC2
= PIN 8
E2
= PIN 1
= PIN 16
2
3
14
15
Table 1. TRUTH TABLE
D
H
L
X
X
X
C
H
H
L
L
L
CE
H
H
L
L
L
1
Q
Q
Q
Q
n+1
H
L
n
n
n
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
16
20 1
*For additional marking information, refer to
CASE 620A
FN SUFFIX
Application Note AND8002/D.
CASE 648
CASE 775
1
P SUFFIX
L SUFFIX
PLLC−20
CDIP−16
PDIP−16
A
WL
YY
WW
G
ORDERING INFORMATION
http://onsemi.com
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
16
MARKING DIAGRAMS*
1
Publication Order Number:
16
1
MC10H130L
AWLYYWW
AWLYYWW
AWLYYWWG
MC10H130P
10H130G
1 20
MC10H130/D

Related parts for MC10H130FN

MC10H130FN Summary of contents

Page 1

... EE Pin assignment is for Dual−in−Line Package. Figure 2. Pin Assignment *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2006 February, 2006 − Rev. 8 CDIP−16 ...

Page 2

Table 1. MAXIMUM RATINGS Symbol V Power Supply ( Input Voltage ( Output Current Continuous out Surge T Operating Temperature Range A T Storage Temperature Range stg Maximum ratings are ...

Page 3

... The outputs are latched on the ORDERING INFORMATION Device MC10H130FN MC10H130FNG MC10H130FNR2 MC10H130FNR2G MC10H130L MC10H130P MC10H130PG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. ...

Page 4

Y BRK −L− −M− 0.007 (0.180) Z 0.007 (0.180 −T− J VIEW S G1 0.010 (0.250) T L− NOTES: 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, ...

Page 5

... American Technical Support: 800−282−9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 http://onsemi.com 5 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. ...

Related keywords