MM74HCT164M Fairchild Semiconductor, MM74HCT164M Datasheet - Page 4

• Manufacturer Part Number: MM74HCT164M
• Description: IC SHIFT REG 8BIT SIPO 14-SOIC
• Manufacturer: Fairchild Semiconductor
• Series: 74HCTr

Specifications of MM74HCT164M

• Logic Type: Shift Register
• Output Type: Standard
• Number Of Elements: 1
• Number Of Bits Per Element: 8
• Function: Serial to Parallel
• Voltage - Supply: 2 V ~ 6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 14-SOIC (3.9mm Width), 14-SOL
• Counting Sequence: Serial to Parallel
• Number Of Circuits: 1
• Logic Family: 74HCT
• Propagation Delay Time: 30 ns
• Supply Voltage (max): 5.5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 4.5 V to 5.5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.fairchildsemi.com
f
t
t
t
t
t
t
t
t
C
C
f
t
t
t
t
t
t
MAX
PHL
PHL
REM
S
H
W
r
THL
MAX
PHL
PHL
REM
S
H
W
Symbol
AC Electrical Characteristics
V
AC Electrical Characteristics
V
, t
Note 5: C
I
PD
IN
S
CC
CC
f
, t
, t
C
, t
Symbol
PD
TLH
PLH
PLH
V
5V, T
5.0V,
CC
Maximum Operating
Frequency
Maximum Propagation
Delay from Clock to Q
Maximum Propagation
Delay from Clear to Q
Minimum Removal Time
Clear to Clock
Minimum Setup Time
Data to Clock
Minimum Hold Time
Clock to Data
Minimum Pulse Width
Clock, or Clear
Maximum Input Rise and
Fall Time
Maximum Output
Rise and Fall Time
Power Dissipation
Capacitance (Note 5)
Maximum Input
Capacitance
PD
f I
A
CC
determines the no load dynamic power consumption, P
10%, C
.
25 C, C
Maximum Operating
Frequency from Clock to Q
Maximum Propagation
Delay Clock to Q
Maximum Propagation
Delay from Clear to Q
Minimum Removal Time,
Clear to Clock
Minimum Set Up Time
Data to Clock
Minimum Hold Time
Clock to Data
Minimum Pulse Width
Clock, Preset or Clear
Parameter
L
L
50 pF, t
15 pF, t
Parameter
r
r
t
f
50% Duty
Cycle Clock
t
t
(per flip-flop)
t
H
S
f
6 ns (unless otherwise specified)
6 ns
20 ns
20 ns
Conditions
50% Duty
Cycle Clock
t
t
H
S
20 ns
20 ns
D
Conditions
4
Typ
160
C
1.5
45
20
26
10
4
7
5
PD
T
A
V
CC
25 C
2
Max
500
f I
30
30
41
15
18
15
10
8
5
CC
V
CC
T
, and the no load dynamic current consumption,
A
Min
40 C to 85 C T
Typ
1.5
55
17
23
3
6
9
Max
500
25
38
51
10
19
22
19
10
5
Guaranteed
A
Min
Limit
35
27
38
13
16
6
5
55 C to 125 C
Max
500
22
45
61
14
23
27
22
10
5
Units
MHz
ns
ns
ns
ns
ns
ns
Units
MHz
pF
pF
ns
ns
ns
ns
ns
ns
ns
ns