SX1231 SEMTECH [Semtech Corporation], SX1231 Datasheet - Page 67

no-image

SX1231

Manufacturer Part Number
SX1231
Description
Low Power Integrated UHF Transceiver
Manufacturer
SEMTECH [Semtech Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SX1231HIMLTRT
Manufacturer:
SEMTECH/美国升特
Quantity:
20 000
Part Number:
SX1231HIMLTRT
0
Company:
Part Number:
SX1231HIMLTRT
Quantity:
24 000
Part Number:
SX1231IMLTRT
Manufacturer:
ATMEL
Quantity:
1 200
Part Number:
SX1231IMLTRT
Manufacturer:
SEMTECHCORPORATION
Quantity:
20 000
Part Number:
SX1231ITSTRT
Manufacturer:
SEMTECH/美国升特
Quantity:
20 000
Part Number:
SX1231MLTRT
Manufacturer:
SEMTECH/美国升特
Quantity:
20 000
6.5. IRQ and Pin Mapping Registers
Table 25 IRQ and Pin Mapping Registers
Rev 2 - Nov 2009
Name
(Address)
RegDioMapping1
(0x25)
RegDioMapping2
(0x26)
RegIrqFlags1
(0x27)
ADVANCED COMMUNICATIONS & SENSING
Bits Variable Name
7-6
5-4
3-2
1-0
7-6
5-4
2-0
3
7
6
5
4
3
2
1
0
Dio0Mapping
Dio1Mapping
Dio2Mapping
Dio3Mapping
Dio4Mapping
Dio5Mapping
-
ClkOut
ModeReady
RxReady
TxReady
PllLock
Rssi
Timeout
AutoMode
SyncAddressMatch
Mode
r/rwc
rwc
rw
rw
rw
rw
rw
rw
rw
r
r
r
r
r
r
r
Page 67
Default
Value
111
00
00
00
00
00
00
0
1
0
0
0
0
0
0
0
*
Description
Mapping of pins DIO0 to DIO5
See Table 19 for mapping in Continuous mode
See Table 20 for mapping in Packet mode
unused
Selects CLKOUT frequency:
000
001
010
011
100
101
110
111
Set when the operation mode requested in Mode , is ready
- Sleep: Entering Sleep mode
- Standby: XO is running
- FS: PLL is locked
- Rx: RSSI sampling starts
- Tx: PA ramp-up completed
Cleared when changing operating mode.
Set in Rx mode, after RSSI, AGC and AFC.
Cleared when leaving Rx.
Set in Tx mode, after PA ramp-up.
Cleared when leaving Tx.
Set (in FS, Rx or Tx) when the PLL is locked.
Cleared when it is not.
Set in Rx when the RssiValue exceeds RssiThreshold.
Cleared when leaving Rx.
Set when a timeout occurs (see TimeoutRxStart and
TimeoutRssiThresh )
Cleared when leaving Rx or FIFO is emptied.
Set when entering Intermediate mode.
Cleared when exiting Intermediate mode.
Please note that in Sleep mode a small delay can be
observed between AutoMode interrupt and the
corresponding enter/exit condition.
Set when Sync and Address (if enabled) are detected.
Cleared when leaving Rx or FIFO is emptied.
This bit is read only in Packet mode, rwc in Continuous
mode
OFF
FXOSC / 8
RC (automatically enabled)
FXOSC
FXOSC / 2
FXOSC / 4
FXOSC / 16
FXOSC / 32
DATASHEET
www.semtech.com
SX1231

Related parts for SX1231