AFE8201PFBR BURR-BROWN [Burr-Brown Corporation], AFE8201PFBR Datasheet
AFE8201PFBR
Related parts for AFE8201PFBR
AFE8201PFBR Summary of contents
Page 1
IF Analog-to-Digital Converter with Digital Downconverter FEATURES D 12-BIT, 80MSPS ADC D INTEGRATED DIGITAL DOWNCONVERTER (DDC): Quadrature Mixer/NCO CIC Decimation Filter FIR Filters D MIXER: 32-BIT FREQUENCY AND PHASE D DECIMATION RATIO 4096 D USER PROGRAMMABLE FIR FILTERS ...
Page 2
... MIN TYP −40 3.15 3.3 1.6 1.8 1.6 VCM 2 5 0.4 1.65 2 5.625 6.25 5.625 6.25 0.7 × IOVDD www.ti.com ORDERING TRANSPORT MEDIA, NUMBER QUANTITY AFE8201PFBT Tape and Reel, 250 AFE8201PFBR Tape and Reel, 2000 MAX UNITS °C 85 3.45 V 2 MHz 3 0 0.25 × IOVDD V ...
Page 3
AUXILIARY DAC CHARACTERISTICS All specifications at +25°C, AVDD = +3.3V, and DVDD = +1.8V, unless otherwise noted. PARAMETER Resolution Output voltage range Output voltage range Output impedance Settling time Offset Gain error DC DC Differential nonlinearity, DNL performance performance ...
Page 4
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 DIGITAL INTERFACE SPECIFICATIONS All specifications at +25°C, AVDD = 3.3V, DVDD = 1.8V, and V DDS = 3.3V, unless otherwise noted. PARAMETER High Level Input Current Low-Level Input Current, ...
Page 5
CONTROL INTERFACE TIMING SCK CS_N MOSI MISO su3 PARAMETER Maximum SCK Frequency CS_N Leading Time Trailing CS_N to Leading SCK CS_N Trailing Time Trailing SCK to Leading CS_N CS_N Idle Time, t ...
Page 6
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 PIN ASSIGNMENTS AVDD 1 AGND 2 IFP 3 4 IFM AGND 5 VCM 6 AVDD 7 VREFM 8 VREFP 9 AVDD 10 11 AGND VBG 12 NAME PIN IFP 3 IFM ...
Page 7
DETAILED DESCRIPTION The AFE8201 consists of a general-purpose, 80MSPS, 12-bit analog-to-digital converter (ADC) with programmable input range, Digital Downconverter (DDC), and user programmable digital filters with 16-bit coefficients designed to sample narrowband (up to 2.5MHz) IF signals ...
Page 8
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 Memory Bank Address 0 FIR Filter 1 Coefficients 1 FIR Filter 2A Coefficients 2 FIR Filter 2B Coefficients The SPI interface consists of four signals: a serial clock (SCK), an active-low ...
Page 9
The read cycle is illustrated in Figure similar to the write cycle, except that instead of the data word being clocked into MOSI during the second half of the cycle, the data word is clocked out ...
Page 10
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 DATA INTERFACE The data interface consists of six signals: 1. serial data clock DCLKO; 2. output frame sync DFSO; 3. output data line DOUT0; 4. output data line DOUT1; 5. input ...
Page 11
DCLKO DFSO MSB DOUT0 IA MSB DOUT1 IB DFSI DIN Figure 13. Data Interface Timing for MODE = 1 When the data interface receives new outputs from the decimation filters, an output cycle is started by asserting DFSO for ...
Page 12
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 MSB Register Address Register Address Register Address ...
Page 13
FIRST FIR FILTER The block following the CIC filter is a decimate-by-two FIR filter with programmable coefficients. MODE sets the type of filter response—ODD (MODE = 00: symmetric impulse response, odd number of taps), EVEN (MODE = 01: symmetric ...
Page 14
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 COMPUTATION COEFFICIENT CYCLE BANK EVEN Figure 17. Application of Filter Coefficients in Different Filter Modes 14 FILTER PROCESSING ODD HALFBAND www.ti.com ARBITRARY ...
Page 15
For example, using the ODD mode in the first cycle of MCLK, the filter coefficient at BASE_ADDR is applied to two values in data memory, the most recent at address N and the oldest at address N+10. In the ...
Page 16
AFE8201 SBWS016A − OCTOBER 2003 − REVISED JANUARY 2005 SECOND FIR FILTER The second FIR filter, shown in Figure 18, is similar to the first FIR filter with three notable exceptions. First, the depth of the coefficient and data memories ...
Page 17
AUXILIARY DAC In normal operation the auxiliary DAC values are sent over the data interface through input pin DIN and framed by DFSI. The auxiliary DAC control register, shown in Figure 19, allows the DAC value to be set ...
Page 18
... PACKAGING INFORMATION (1) Orderable Device Status AFE8201PFBR PREVIEW AFE8201PFBT PREVIEW (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design ...
Page 19
PFB (S-PQFP-G48) 0, 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 1,05 0,95 1,20 MAX NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC ...
Page 20
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the ...