GS880E36BT-250IV GSI [GSI Technology], GS880E36BT-250IV Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
GS880E36BT-250IV
Manufacturer Part Number
GS880E36BT-250IV
Description
512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
1.GS880E36BT-250IV.pdf
(23 pages)
Notes:
1.
2.
3.
Rev: 1.00 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
The upper portion of the diagram assumes active use of only the Enable (E1, E2, and E3) and Write (B
control inputs, and that ADSP is tied high and ADSC is tied low.
The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and
assumes ADSP is tied high and ADV is tied low.
X
CW
X
First Write
Burst Write
W
W
Simplified State Diagram
CW
10/23
W
CR
R
CR
R
Deselect
X
R
CR
First Read
Burst Read
R
R
CR
GS880E18/32/36BT-xxxV
A
X
, B
X
B
, B
C
, B
© 2006, GSI Technology
D
, BW, and GW)