GS88218AB GSI [GSI Technology], GS88218AB Datasheet - Page 13

no-image

GS88218AB

Manufacturer Part Number
GS88218AB
Description
512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
Notes:
1.
2.
3.
Rev: 1.04 11/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
X
X
CW
First Write
Burst Write
W
Simplified State Diagram with G
W
CW
13/38
W
CR
R
CR
R
Deselect
X
GS88218/36AB/D-250/225/200/166/150/133
CW
W
CW
W
R
CR
First Read
Burst Read
R
R
CR
X
X
© 2001, GSI Technology

Related parts for GS88218AB