EDD2516AKTA-6BLI ELPIDA [Elpida Memory], EDD2516AKTA-6BLI Datasheet - Page 37

no-image

EDD2516AKTA-6BLI

Manufacturer Part Number
EDD2516AKTA-6BLI
Description
256M bits DDR SDRAM WTR (Wide Temperature Range)
Manufacturer
ELPIDA [Elpida Memory]
Datasheet
A Write command to the consecutive Precharge command interval (same bank)
The minimum interval tWPD ((BL/2 + 4 for tCK = 6 ns) cycles) is necessary between the write command and the
precharge command.
Precharge Termination in Write Cycles
During a burst write cycle without auto precharge, the burst write operation is terminated by a precharge command
of the same bank. In order to write the last input data, tWR (min) must be satisfied. When the precharge command
is issued, the invalid data must be masked by DM.
Preliminary Data Sheet E0435E20 (Ver. 2.0)
Command
Command
DQS
DQS
/CK
/CK
DM
DM
DQ
DQ
CK
CK
WRIT
WRIT
t0
t0
WRITE to PRECHARGE Command Interval (same bank) (BL = 4)
Precharge Termination in Write Cycles (same bank) (BL = 4)
in0
in0
t1
t1
in1
in1
Last data input
Data masked
NOP
in2
in2
t2
t2
tWPD
NOP
in3
in3
tWR
EDD2516AKTA-TI, EDD2516AKTA-LI
t3
t3
37
PRE/PALL
tWR
t4
t4
PRE/PALL
t5
t5
t6
t6
NOP
NOP
t7
t7

Related parts for EDD2516AKTA-6BLI