LA75501V_07 SANYO [Sanyo Semicon Device], LA75501V_07 Datasheet - Page 8

no-image

LA75501V_07

Manufacturer Part Number
LA75501V_07
Description
For Use in TV/VTR Applications VIF/SIF Signal Processing IC
Manufacturer
SANYO [Sanyo Semicon Device]
Datasheet
V18. V19. Maximum, minimum AFT voltage, AFT detection sensitivity [V 16 H, V 16 L]
V20.V21.V22.V23. AFT tolerance 1,2,AFT detector sensitivity, AFT Dead Zone [dfa, Sf, fda]
V24.V25. APC pull-in range [fpu, fpl]
V26.V27. VCO maximum variable range (U, L) [dfu, dfl]
(1) Internal AGC
(2) fp = 38.9MHz ±1.5MHz Vi = 10mVrms (VIF input)
(3) Measure maximum and minimum AFT output voltage (at the measuring point B) by changing the input
(4) Maximum voltage: V 16 H, minimum voltage: V 16 L.
(1) Measure the frequency deviation when the voltage at the measuring point B changes from V1 to V2. ·····∆f
(2) Measure the width in which the voltage at the measuring point B does not change.
(3) Calculate as follows:
(4) Calculate as follows:
(1) Internal AGC
(2) FLL: Free
(3) fp = 33MHz to 44MHz CW;10mVrms
(4) Adjust the SG signal frequency to be higher than fp = 38.9MHz to bring the PLL to unlocked state.
(5) When the SG signal frequency is lowered, the PLL is brought to locked state again. ····· f1
(6) Lower the SG signal frequency to bring the PLL to unlock state.
(7) When the SG signal frequency is raised, the PLL is brought to locked state again. ····· f2
(8) Calculate as follows:
(1) Apply the V CC voltage to the external AGC, IF AGC (pin 18).
(2) fl is taken as the frequency when 1V is applied to the APC pin (pin 9). In the same manner,
Sf (mV/kHz) =
frequency.
fu is taken as the frequency when 5V is applied to the APC pin (pin 9).
Note; The PLL is taken as in unlocked state when a beat signal appears at test point A.
IF Center frequency: 38.9MHz, 38MHz
fda (kHz) = f2 − f1
dfa (kHz) = fc−
fpu = f1 − 38.9MHz
fpl = f2 − 38.9MHz
dpu = fu − 38.9MHz
dfl = fl − 38.9MHz
V1−V2
∆f
f1 + f2
2
LA75501V
No.A0224-8/10

Related parts for LA75501V_07