PM37LV512-70PC PMC [PMC-Sierra, Inc], PM37LV512-70PC Datasheet - Page 5

• Manufacturer Part Number: PM37LV512-70PC
• Description: 512 Kbit (64K X 8) Dual-Voltage Multiple-Cycle-Programmable ROM
• Manufacturer: PMC [PMC-Sierra, Inc]

Programmable Microelectronics Corp.
byte-by-byte by using the byte program algorithmm. Re-
fer to Chart 1. Byte Programming Flowchart and Byte
Program Operations AC Waveforms.
PMC
BLOCK DIAGRAM
DEVICE OPERATION
READ OPERATION
The access of Pm37LV512 is similar as that of EPROM
or Flash Memory. To obtain data at the outputs, three
control functions must be satisfied:
( V
low ( V
( V
BYTE PROGRAMMING
The Pm37LV512 is programmed by using an external
EPROM programmer. The programming mode is acti-
vated by applying 12.0 Volt on OE# pin and V
pin. The byte program operation is completed by assert-
ing WE# to low for 20 µs. A chip erase operation is
required prior to program due to a data “0” can not be
programmed back to a “1” and only erase operation can
convert “0”s to “1”s. The entire chip can be programmed
IL
IH
).
)
• CE# is the chip enable and should be pulled low
• OE# is the output enable and should be pulled
• WE# is the write enable and should remains high
.
IL
).
W E #
C E #
O E #
C O M M A N D
R E G I S T E R
A0-A15
IL
on CE#
5
Y - D E C O D E R
X - D E C O D E R
CHIP ERASE
The entire memory array can be erased through a chip
erase operation on an external EPROM programmer.
Pre-program the “1”s cells in the device is not required
prior to chip erase operation. The chip erase operation
is activated by applying 12.0 Volt to OE# and A9 pins
while CE# pin is low. All other address and data pins
are “don’t care”. Chip erase is completed by asserting
WE# pin to low for 100 ms. The falling edge of WE# will
start the chip erase operation. The device will return back
to standby mode after the completion of chip erase. Refer
to Chart 2. Chip Erase Flowchart and Chip Erase
Operations AC Waveforms.
PRODUCT IDENTIFICATION
The hardware product identification mode can be used
by an EPROM programmer to identify the device and
manufacturer for selecting the right programming algo-
rithm for the device. The product identification mode is
activated by applying 12.0 Volt on A9 pin. For details,
please see Bus Operation Modes in Table 1.
C E , O E L O G I C
L A T C H
D A T A
Y - G A T I N G
I/O BUFFERS
M E M O R Y
A R R A Y
Issue Date: Dec, 2002 Rev: 1.3
S E N S E
I/O0-I/O7
A M P
Pm37LV512