EP2S180 ALTERA [Altera Corporation], EP2S180 Datasheet - Page 55

no-image

EP2S180

Manufacturer Part Number
EP2S180
Description
DSP Development Board
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S180B956C6AB
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S180F1020C3
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S180F1020C3CN
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA30
Quantity:
57
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S180F1020C4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S180F1020C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S180F1020C4N
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
Quantity:
748
Altera Corporation
f
Expansion Prototype Connector (J23, J24, J25)
Headers J23, J24, and J25 collectively form a standard-footprint,
mechanically stable connection that can be used (for example) as an
interface to a special function daughter card.
For a list of available expansion daughter cards that can be used with the
Stratix II EP2S180 DSP development board refer to
www.altera.com/devkits.
Figures 2–10
connector to the Stratix II device. Unless otherwise noted, labels indicate
Stratix II device pin numbers.
Figure 2–10. Expansion Prototype Connector - J23, J24, J25
The expansion prototype connector interfaces include:
41 I/O pins for prototyping. All 41 I/O pins connect to user I/O pins
on the Stratix II device. Each signal passes through analog switches
(U19, U20, U21, U22 and U25) to protect the Stratix II device from 5 V
logic levels. These analog switches are permanently enabled. The
output logic-level on the expansion prototype connector pins is
3.3 V.
A buffered, zero-skew copy of the on-board OSC output from U2.
A buffered, zero-skew copy of the Stratix II device’s phase-locked
loop (PLL)-output from U60.
A logic-negative power-on reset signal.
Five regulated 3.3-V power-supply pins (2 A total maximum load for
both connectors.
One regulated 5-V power-supply pin (1 A total maximum load for
both connectors.
Numerous ground connections.
and
Stratix II EP2S180 DSP Development Board Reference Manual
2–11
Pin 1
show connections from the expansion prototype
Pin 1
Core Version a.b.c variable
J24
J23
Board Components & Interfaces
Pin 1
J25
2–47

Related parts for EP2S180