9212AF-13LFT Integrated Device Technology, 9212AF-13LFT Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
9212AF-13LFT
Manufacturer Part Number
9212AF-13LFT
Description
Ic Clk Gen Direct Rambus 24-Ssop
Manufacturer
Integrated Device Technology
Datasheet
1.9212AF-13LFT.pdf
(7 pages)
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
ICS9212-13
0272F—08/08/07
Absolute Maximum Ratings
Parameters
Supply Voltage
Refclk Input cycle time
Input cycle-to-cycle Jitter
Input Duty cycle over 10k cycles
Input frequency of modulation
Modulation index
Phase detector input cycle time at PDclk/M & Synclk/N
Initial phase error at phase detector inputs
Phase detector input duty cycle over 10k cycles
Input rise & fall times ( measured at 20%-80% of input voltage) for
PDCLK/M & SYNCLK/N,&REfCLK
Input capacitance at PDCLK/M,Synclk/N,&REFCLK
Input Capacitance matching at PCLK/M & SYNCLK/N
Input capacitance at CMOS pins
Input (CMOS) signal low voltage
Input (CMOS) signal high voltage
REFCLK input low voltage
REFCLK input high voltage
Input signal low voltage for PD inputs and STOP
Input signal high voltage for PD inputs and STOP
Input supply referance for REFCLK
Input supply referance vfor PD inputs
Phase detector phase error for distributed loop measured at
PDCLK/M & SYNCLK/N(rising
Cycle cycle time
Cycle-to-cycle jitter at Busclk/BUSCLKB (533 MHz)
Total jitter over 1 - 6 cycles (533MHz)
Phase aligner, phase step size (BSCLK/BUSCLKB)
PLL out put phase error when tracking SSC
Out put crossing-point voltage
Output voltage swing
Output high voltage
Out put duty cycle over 10k cycle
Output cycle -to-cycle duty cycle error
Output rise & fall times ( measured at 20%-80% of output voltage)
Difference between rise and fall times on a single device(20%-80%)
Opearting Supply Current
Electrical Characteristics-input/supply/Outputs
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 4.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to V
Ambient Operating Temperature . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
4
Symbol
t
C
t
t
DC
CYCLE,PD
D
V
CYCLE,IN
T
t
t
ERR,SSC
t
T
V
t
C
V
V
IN,CMOS
ERR,PD
DC,ERR
t
VDD
DC
P
V
t
V
CR
F
V
CYCLE
t
CIN,PD
IR
DDI,PD
CR,CF
STEP
err,init
V
V
DC
IN,PD
IH,PD
DD,IR
V
V
I
J,IN
IL,PD
m,in
M,IN
IH,R
t
t
COS
IL,R
DD
IN,PD
,T
,t
J
J
IL
IH
X
H
IN
CF
IF
DD
3.135
40%
0.25
25%
-100
-100
40%
Min
-0.5
300
0.7
0.7
0.7
1.3
1.3
2.5
1.3
0.4
10
30
30
1
-
-
-
-
-
-
-
-
-
-
-
-
-
+0.5 V
3.465
3.465
3.465
Max
60%
75%
3.75
60%
250
100
100
100
500
100
150
0.5
0.5
0.5
0.3
0.3
0.3
1.8
0.6
40
33
10
40
30
50
1
7
2
-
-
-
-
t
t
Vddi,PD
Vddi,PD
CYCLE,PD
CYCLE,PD
Vddi,R
Vddi,R
t
t
Unit
CYCLE
CYCLE
kHz
Vdd
Vdd
mA
pF
pF
pF
ns
ps
ns
ns
ps
ns
ps
ps
ps
ps
ps
ps
ps
%
V
V
V
V
V
V