74AVCH8T245PW NXP Semiconductors, 74AVCH8T245PW Datasheet
74AVCH8T245PW
Specifications of 74AVCH8T245PW
Available stocks
Related parts for 74AVCH8T245PW
74AVCH8T245PW Summary of contents
Page 1
Rev. 5 — 27 December 2012 1. General description The 74AVCH8T245 is an 8-bit, dual supply transceiver that enables bidirectional level translation. It features two 8-bit input-output ports (An ...
Page 2
... Multiple package options Specified from 40 C to +85 C and 40 C to +125 C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name 74AVCH8T245PW 40 C to +125 C 74AVCH8T245BQ 40 C to +125 C 4. Functional diagram V V CC(A) CC( ...
Page 3
... NXP Semiconductors Fig 2. Logic diagram (one channel) 5. Pinning information 5.1 Pinning 74AVCH8T245 V 1 CC(A) 2 DIR GND 11 12 GND Fig 3. Pin configuration TSSOP24 74AVCH8T245 Product data sheet 8-bit dual supply translating transceiver; 3-state DIR A1 V CC(A) to other seven channels ...
Page 4
... NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol Pin V 1 CC(A) DIR [1] GND 11 [1] GND 12 [1] GND 21, 20, 19, 18, 17, 16, 15, 14 data input or output CC( CC(B) [1] All GND pins must be connected to ground (0 V). ...
Page 5
... NXP Semiconductors Table 4. Limiting values …continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter I ground current GND T storage temperature stg P total power dissipation tot [1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed. ...
Page 6
... NXP Semiconductors Table 6. Typical static characteristics recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter I OFF-state output current OZ I power-off leakage current OFF C input capacitance I C input/output capacitance I/O [ the supply voltage associated with the output port. CCO ...
Page 7
... NXP Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions V LOW-level data input IL input voltage V = 0.8 V CCI 1.95 V CCI 2.7 V CCI 3.6 V CCI DIR, OE input V CC(A) V CC(A) V CC(A) V CC(A) V HIGH-level output = ...
Page 8
... NXP Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions I bus hold port BHH HIGH current CC bus hold port BHLO LOW V CC(A) overdrive V current CC(A) V CC(A) V CC(A) ...
Page 9
... NXP Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions I supply A port current V CC(A) V CC(B) V CC(A) V CC(B) V CC(A) V CC(A) B port CC(A) V CC(B) V CC(A) V CC(B) V CC(A) V CC(A) A plus B port ( 0 3.6 V; CC( 0 3.6 V CC(B) A plus B port ( ...
Page 10
... NXP Semiconductors 10. Dynamic characteristics Table 9. Typical dynamic characteristics at V Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions t propagation delay disable time dis enable time [ the same as t and t ...
Page 11
... NXP Semiconductors Table 11. Typical power dissipation capacitance at V Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions C power dissipation A port: (direction capacitance Bn); output enabled A port: (direction An to Bn); output disabled A port: (direction Bn to An); output enabled A port: (direction Bn to An); output disabled B port: (direction An to Bn) ...
Page 12
... NXP Semiconductors Dynamic characteristics for temperature range 40 C to +85 C Table 12. Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions 1.3 V CC(A) t propagation delay disable time dis enable time ...
Page 13
... NXP Semiconductors Dynamic characteristics for temperature range 40 C to +125 C Table 13. Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions 1.3 V CC(A) t propagation delay disable time dis enable time ...
Page 14
... NXP Semiconductors 11. Waveforms Measurement points are given in V and V are typical output voltage levels that occur with the output load Fig 5. The data input (An, Bn) to output (Bn, An) propagation delay times OE input output LOW-to-OFF OFF-to-LOW output HIGH-to-OFF OFF-to-HIGH ...
Page 15
... NXP Semiconductors Test data is given in Table R = Load resistance Load capacitance including jig and probe capacitance Termination resistance External voltage for measuring switching times. V EXT Fig 7. Load circuit for switching times Table 15. Test data Supply voltage Input [ CC(A) CC( 1.6 V ...
Page 16
... NXP Semiconductors 12. Typical propagation delay characteristics (ns Propagation delay (An to Bn 0.8 V. CC(B) ( 1.2 V. CC(B) ( 1.5 V. CC(B) ( 1.8 V. CC(B) ( 2.5 V. CC(B) ( 3.3 V. CC(B) Fig 8. Typical propagation delay vs load capacitance; T 74AVCH8T245 Product data sheet 8-bit dual supply translating transceiver; 3-state ...
Page 17
... NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 1.2 V CC( PLH (ns LOW to HIGH propagation delay ( 1.5 V CC(A) ( 1.2 V. CC(B) ( 1.5 V. CC(B) ( 1.8 V. CC(B) ( 2.5 V. CC(B) ( 3.3 V. CC(B) Fig 9. Typical propagation delay vs load capacitance; T 74AVCH8T245 Product data sheet 8-bit dual supply translating transceiver ...
Page 18
... NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 1.8 V CC( PLH (ns LOW to HIGH propagation delay ( 2.5 V CC(A) ( 1.2 V. CC(B) ( 1.5 V. CC(B) ( 1.8 V. CC(B) ( 2.5 V. CC(B) ( 3.3 V. CC(B) Fig 10. Typical propagation delay vs load capacitance; T 74AVCH8T245 Product data sheet 8-bit dual supply translating transceiver ...
Page 19
... NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 3.3 V CC(A) ( 1.2 V. CC(B) ( 1.5 V. CC(B) ( 1.8 V. CC(B) ( 2.5 V. CC(B) ( 3.3 V. CC(B) Fig 11. Typical propagation delay vs load capacitance; T 74AVCH8T245 Product data sheet 8-bit dual supply translating transceiver; 3-state 001aai485 t PHL (1) (ns) (2) (3) ...
Page 20
... NXP Semiconductors 13. Package outline TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 21
... NXP Semiconductors DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm terminal 1 index area terminal 1 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.18 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 22
... NXP Semiconductors 14. Abbreviations Table 16. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 15. Revision history Table 17. Revision history Document ID Release date 74AVCH8T245 v.5 20121227 • Modifications: Table 74AVCH8T245 v ...
Page 23
... Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 24
... NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...
Page 25
... NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Functional description . . . . . . . . . . . . . . . . . . . 4 7 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . 10 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 12 Typical propagation delay characteristics . . 16 13 Package outline ...