DS1859B-020-W Maxim Integrated, DS1859B-020-W Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
DS1859B-020-W
Manufacturer Part Number
DS1859B-020-W
Description
Digital Potentiometer ICs
Manufacturer
Maxim Integrated
Datasheet
1.DS1859B-020-W.pdf
(28 pages)
Specifications of DS1859B-020-W
Part # Aliases
90-1859B-W20
Table 01h
LOCATION
MEMORY
84 to 87
(hex)
Bit 7
Bit 7
Bit 7
80
81
82
83
88
89
6
5
4
3
2
1
0
6
5
4
3
2
1
0
6
Dual, Temperature-Controlled Resistors with
EEPROM/
EEPROM
EEPROM
SRAM
SRAM
SRAM
SRAM
SRAM
SRAM
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
R
DEFAULT
SETTING
(hex)
____________________________________________________________________
FF
FF
—
—
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
Internally Calibrated Monitors
Interrupt enable
Configuration
Temperature
LOCATION
NAME OF
Resistor 0
Resistor 1
Reserved
MON1
MON2
MON3
Mode
index
AEN
TMP
TEN
V
X
X
X
X
X
X
CC
X
X
X
X
X
If TEN = 0, the resistors can be controlled manually. The
user sets the resistor in manual mode by writing to
addresses 82h and 83h in Table 01 to control resistors 0
and 1, respectively.
AEN = 0 is a test mode setting and provides manual
control of the temperature index (Table 01, address 81h).
This byte is the temperature-calculated index used to
select the address of resistor settings in the look-up
tables (Tables 02 and 03, addresses 80h through C7h).
Resistor 0 position values from 00h to FFh.
Resistor 1 position values from 00h to FFh.
This byte configures a maskable interrupt, determining
which event asserts a buffer 1 output (MINT set to 1, see
register 89h in Table 01). If any combination of
temperature, V
generate an interrupt, the corresponding bits are set to 1.
If interrupt generation is not desired, set all bits to 0.
CC
, MON1, MON2, or MON3 is desired to
FUNCTION
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
19