LCMXO1200E-3MN132C Lattice, LCMXO1200E-3MN132C Datasheet - Page 81
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO1200E-3MN132C
Manufacturer Part Number
LCMXO1200E-3MN132C
Description
CPLD - Complex Programmable Logic Devices 1200 LUTs 101 IO 1.2 V -3 Spd
Manufacturer
Lattice
Datasheet
1.LCMXO1200C-5TN100C.pdf
(96 pages)
Specifications of LCMXO1200E-3MN132C
Rohs
yes
Memory Type
SRAM
Number Of Macrocells
600
Maximum Operating Frequency
500 MHz
Delay Time
5.1 ns
Number Of Programmable I/os
101
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Package / Case
CSBGA-132
Mounting Style
SMD/SMT
Factory Pack Quantity
1800
Supply Current
18 mA
Supply Voltage - Max
1.26 V
Supply Voltage - Min
1.14 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO1200E-3MN132C
Manufacturer:
JEAN
Quantity:
93
Company:
Part Number:
LCMXO1200E-3MN132C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LCMXO1200E-3MN132C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Thermal Management
Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal
characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets.
Designers must complete a thermal analysis of their specific design to ensure that the device and package do not
exceed the junction temperature limits. Refer to the
specific thermal values.
For Further Information
For further information regarding Thermal Management, refer to the following:
•
• TN1090 -
• Power Calculator tool included with the Lattice ispLEVER design tool, or as a standalone download from
Thermal Management
www.latticesemi.com/software
Power Estimation and Management for MachXO Devices
document
Thermal Management
4-36
document to find the device/package
MachXO Family Data Sheet
Pinout Information