M4A3-64/64-55VNC Lattice, M4A3-64/64-55VNC Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
M4A3-64/64-55VNC
Manufacturer Part Number
M4A3-64/64-55VNC
Description
CPLD - Complex Programmable Logic Devices HI PERF E2CMOS PLD
Manufacturer
Lattice
Datasheet
1.M4A5-19296-10VNI.pdf
(62 pages)
Specifications of M4A3-64/64-55VNC
Rohs
yes
Memory Type
EEPROM
Number Of Macrocells
64
Maximum Operating Frequency
167 MHz
Delay Time
5 ns
Number Of Programmable I/os
160
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
20
Factory Pack Quantity
450
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A3-64/64-55VNC
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Input Switch Matrix
The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix.
Without the input switch matrix, each input and feedback signal has only one way to enter the central switch
matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.
From Input Cell
17466G-002
17466G-003
Figure 12. ispMACH 4A with 2:1 Macrocell-I/O Cell
Figure 13. ispMACH 4A with 1:1 Macrocell-I/O Cell
Ratio - Input Switch Matrix
Ratio - Input Switch Matrix
18
ispMACH 4A Family