M4A3-256/160-12YNI Lattice, M4A3-256/160-12YNI Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
M4A3-256/160-12YNI
Manufacturer Part Number
M4A3-256/160-12YNI
Description
CPLD - Complex Programmable Logic Devices Use ispMACH 4000V
Manufacturer
Lattice
Datasheet
1.M4A5-19296-10VNI.pdf
(62 pages)
Specifications of M4A3-256/160-12YNI
Rohs
yes
Memory Type
EEPROM
Number Of Macrocells
256
Maximum Operating Frequency
182 MHz
Delay Time
12 ns
Number Of Programmable I/os
160
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Package / Case
PQFP-208
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
20
Factory Pack Quantity
120
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A3-256/160-12YNI
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
BLOCK DIAGRAM – M4A(3,5)-256/128
32
Block C I/O16–I/O23
Block D I/O24–I/O31
Block E I/O32–I/O39
Block F I/O40–I/O47
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
Output Switch
AND Logic Array
Output Switch
Output Switch
AND Logic Array
Output Switch
AND Logic Array
Macrocells
Macrocells
Macrocells
Macrocells
I/O48–I/O55
I/O8–I/O15
I/O Cells
I/O Cells
Matrix
I/O Cells
Matrix
I/O Cells
Matrix
68 X 90
Matrix
68 X 90
Block B
68 X 90
68 X 90
Block G
16
16
16
16
8
8
8
8
8
34
8
34
34
16
16
8
34
16
16
8
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
Output Switch
AND Logic Array
Output Switch
Output Switch
AND Logic Array
Output Switch
AND Logic Array
Macrocells
Macrocells
Macrocells
Macrocells
I/O56–I/O63
I/O0–I/O7
I/O Cells
I/O Cells
I/O Cells
I/O Cells
Matrix
Matrix
Matrix
68 X 90
68 X 90
Matrix
68 X 90
68 X 90
Block A
Block H
16
16
16
16
8
8
8
8
8
34
8
34
34
16
16
8
34
16
16
8
ispMACH 4A Family
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
CLK0–CLK3
4
I0–I13
14
4
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
I/O120–I/O127
I/O64–I/O71
Output Switch
Output Switch
Output Switch
Output Switch
Macrocells
I/O Cells
Macrocells
I/O Cells
I/O Cells
Block P
68 X 90
68 X 90
Macrocells
I/O Cells
68 X 90
68 X 90
Macrocells
Block I
16
16
34
34
16
16
16
16
34
34
16
16
Matrix
8
Matrix
8
8
Matrix
8
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
I/O112–I/O119
I/O72–I/O79
Output Switch
Output Switch
Output Switch
Output Switch
Macrocells
I/O Cells
Macrocells
I/O Cells
I/O Cells
Macrocells
I/O Cells
Block O
Macrocells
68 X 90
68 X 90
68 X 90
68 X 90
Block J
16
16
34
34
16
16
16
16
34
34
16
16
8
Matrix
8
8
8
Matrix
Matrix
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
I/O104–I/O111 Block N
I/O96–I/O103 Block M
I/O88–I/O95 Block L
I/O80–I/O87 Block K
17466G-024