M4-192/96-10VC Lattice, M4-192/96-10VC Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
M4-192/96-10VC
Manufacturer Part Number
M4-192/96-10VC
Description
CPLD - Complex Programmable Logic Devices Use ispMACH 4000V or M4A5
Manufacturer
Lattice
Datasheet
1.M4A5-19296-10VNI.pdf
(62 pages)
Specifications of M4-192/96-10VC
Product Category
CPLD - Complex Programmable Logic Devices
Memory Type
EEPROM
Number Of Macrocells
192
Maximum Operating Frequency
182 MHz
Delay Time
10 ns
Number Of Programmable I/os
96
Operating Supply Voltage
4.75 V to 5.25 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-144
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
20
Factory Pack Quantity
60
Supply Voltage - Max
5.25 V
Supply Voltage - Min
4.75 V
The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The
primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality
is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs
are HIGH.
e. T-type with programmable T polarity
c. Latch with XOR
a. D-type with XOR
L
T
G
D
AP AR
AP AR
AP AR
Figure 6. Primary Macrocell Configurations
g. Combinatorial with programmable polarity
Q
Q
Q
ispMACH 4A Family
b. D-type with programmable D polarity
d. Latch with programmable D polarity
f. Combinatorial with XOR
D
L
G
AP AR
AP AR
Q
Q
17466G-011
11