MAX1225ETC Maxim Integrated, MAX1225ETC Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
MAX1225ETC
Manufacturer Part Number
MAX1225ETC
Description
Analog to Digital Converters - ADC
Manufacturer
Maxim Integrated
Datasheet
1.MAX1224ETC-T.pdf
(18 pages)
Specifications of MAX1225ETC
Number Of Channels
1
Architecture
SAR
Conversion Rate
1.5 MSPs
Resolution
12 bit
Input Type
Differential
Snr
No
Interface Type
3-Wire, Microwire, QSPI, Serial, SPI
Operating Supply Voltage
3 V
Maximum Operating Temperature
+ 85 C
Package / Case
TQFN EP
Maximum Power Dissipation
1349 mW
Minimum Operating Temperature
- 40 C
Number Of Converters
1
Voltage Reference
External
ELECTRICAL CHARACTERISTICS (continued)
(V
Typical values are at V
ANALOG INPUTS (AIN+, AIN-)
Differential Input Voltage Range
Absolute Input Voltage Range
DC Leakage Current
Input Capacitance
Input Current (Average)
REFERENCE INPUT (REF)
REF Input Voltage Range
Input Capacitance
DC Leakage Current
Input Current (Average)
DIGITAL INPUTS (SCLK, CNVST)
Input-Voltage Low
Input-Voltage High
Input Leakage Current
DIGITAL OUTPUT (DOUT)
Output Load Capacitance
Output-Voltage Low
Output-Voltage High
Output Leakage Current
POWER REQUIREMENTS
Analog Supply Voltage
Digital Supply Voltage
Analog Supply Current,
Normal Mode
Analog Supply Current,
Partial Power-Down Mode
Analog Supply Current,
Full Power-Down Mode
Digital Supply Current (Note 8)
Positive-Supply Rejection
DD
= +2.7V to +3.6V, V
PARAMETER
_______________________________________________________________________________________
DD
= 3V and T
L
= V
DD
, V
1.5Msps, Single-Supply, Low-Power,
A
REF
SYMBOL
= +25°C.)
C
V
V
PSR
V
V
V
V
I
I
I
I
V
I
V
= 2.048V, f
REF
OUT
DD
DD
DD
OL
OH
OL
DD
IL
IN
IH
IL
L
AIN+ - AIN-, MAX1224
AIN+ - AIN-, MAX1225
Per input pin
Time averaged at maximum throughput rate
Time averaged at maximum throughput rate
For stated timing performance
I
I
Output high impedance
Static, f
Static, no SCLK
Operational, 1.5Msps
f
No SCLK
f
No SCLK
Operational, full-scale input at 1.5Msps
Static, f
Partial/full power-down mode,
f
Static, no SCLK, all modes
Full-scale input, 3V +20%, -10%
SINK
SOURCE
SCLK
SCLK
SCLK
True-Differential, 12-Bit ADCs
SCLK
= 5mA, V
= 24.0MHz
= 24.0MHz
= 24.0MHz
SCLK
SCLK
= 24.0MHz, 50% duty cycle, T
= 1mA, V
= 24.0MHz
= 24.0MHz
CONDITIONS
L
1.8V
L
1.8V
A
= -40°C to +85°C, unless otherwise noted.
-V
0.7 x V
V
L
MIN
REF
1.0
2.7
1.8
- 0.5V
0
0
/ 2
L
±0.2
±0.2
TYP
0.05
0.15
200
0.3
0.3
0.1
0.1
16
50
20
5
4
6
1
1
1
+V
0.3 x V
V
50mV
MAX
V
REF
±3.0
V
±10
±10
V
DD
0.4
3.6
0.5
0.3
±1
±1
30
REF
DD
DD
7
5
8
1
1
1
+
/ 2
L
UNITS
mA
mA
mA
mV
μA
μA
μA
μA
μA
μA
μA
μA
pF
pF
pF
V
V
V
V
V
V
V
V
V
3