MAX146AEPP Maxim Integrated, MAX146AEPP Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
MAX146AEPP
Manufacturer Part Number
MAX146AEPP
Description
Analog to Digital Converters - ADC Integrated Circuits (ICs)
Manufacturer
Maxim Integrated
Datasheet
1.MAX147BCD.pdf
(24 pages)
Specifications of MAX146AEPP
Number Of Channels
8/4
Architecture
SAR
Conversion Rate
133 KSPs
Resolution
12 bit
Input Type
Single-Ended/Differential
Snr
Yes
Interface Type
4-Wire (SPI, Microwire, QSPI, TMS320)
Operating Supply Voltage
2.7 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Package / Case
PDIP N
Maximum Power Dissipation
889 mW
Minimum Operating Temperature
- 40 C
Number Of Converters
1
Factory Pack Quantity
18
Voltage Reference
Internal 2.5 V or External
Pulling SHDN low places the converter in hardware
power-down (Table 6). Unlike software power-down
mode, the conversion is not completed; it stops coin-
cidentally with SHDN being brought low. SHDN also
controls the clock frequency in internal clock mode.
Letting SHDN float sets the internal clock frequency to
1.8MHz. When returning to normal operation with SHDN
Figure 12a. Timing Diagram Power-Down Modes, External Clock
Figure 12b. Timing Diagram Power-Down Modes, Internal Clock
CLOCK
MODE
MODE
DOUT
SHDN
CLOCK
MODE
SSTRB
MODE
DOUT
DIN
DIN
S X X X X X 1 1
S X X X X X 1 0
______________________________________________________________________________________
SETS EXTERNAL
CLOCK MODE
SETS INTERNAL
CLOCK MODE
CONVERSION
12 DATA BITS
POWERED UP
Hardware Power-Down
POWERED UP
EXTERNAL
DATA VALID
S
+2.7V, Low-Power, 8-Channel,
X
X
X
X
X
0 0
INTERNAL
S
SETS SOFTWARE
POWER-DOWN
X
X
12 DATA BITS
X
floating, there is a t
where C
Pulling SHDN high sets internal clock frequency to
225kHz. This feature eases the settling-time requirement
for the reference voltage. With an external reference, the
MAX146/MAX147 can be considered fully powered up
within 2µs of actively pulling SHDN high.
X
X
0 0
SETS
POWER-DOWN
L
POWER-DOWN
CONVERSION
SOFTWARE
is the capacitive loading on the SHDN pin.
Serial 12-Bit ADCs
SETS EXTERNAL
CLOCK MODE
S
X X X X X
POWERED UP
RC
delay of approximately 2MΩ x C
1 1
DATA VALID
POWER-DOWN
VALID
DATA
HARDWARE
EXTERNAL
POWER-
INVALID
DOWN
DATA
S
POWERED UP
POWERED UP
17
L
,