74FCT162501ATPVG8 IDT, 74FCT162501ATPVG8 Datasheet

no-image

74FCT162501ATPVG8

Manufacturer Part Number
74FCT162501ATPVG8
Description
Bus Transceivers
Manufacturer
IDT
Datasheet

Specifications of 74FCT162501ATPVG8

Rohs
yes
Part # Aliases
IDT74FCT162501ATPVG8
FEATURES:
• 0.5 MICRON CMOS Technology
• High-speed, low-power CMOS replacement for ABT functions
• Typical t
• Low input and output leakage ≤ ≤ ≤ ≤ ≤ 1µA (max.)
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
• Balanced Output Drivers (±24mA)
• Reduced system switching noise
• Typical V
• Available in SSOP and TSSOP packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
© 2009 Integrated Device Technology, Inc.
FUNCTIONAL BLOCK DIAGRAM
IDT74FCT162501AT/CT
FAST CMOS 18-BIT REGISTERED TRANSCEIVER
machine model (C = 200pF, R = 0)
T
A
CLKBA
CLKAB
OEBA
OEAB
= 25°C
LEBA
LEAB
A
1
SK(o)
OLP
28
27
55
30
1
2
3
(Output Ground Bounce) < 0.6V at V
(Output Skew) < 250ps
FAST CMOS
18-BIT REGISTERED
TRANSCEIVER
CC
= 5V,
C
D
TO 17 OTHER CHANNELS
C
D
1
DESCRIPTION:
dual metal CMOS technology. These high-speed, low-power 18-bit registered
bus transceivers combine D-type latches and D-type flip-flops to allow data flow
in transparent, latched and clocked modes. Data flow in each direction is
controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA)
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device
operates in transparent mode when LEAB is high. When LEAB is low, the A data
is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus
data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB
is the output enable for the B port. Data flow from the B port to the A port is similar
but requires using OEBA, LEBA and CLKBA. Flow-through organization of
signal pins simplifies layout. All inputs are designed with hysteresis for improved
noise margin.
This offers low ground bounce, minimal undershoot, and controlled output fall
times–reducing the need for external series terminating resistors. The
FCT162501T is a plug-in replacement for the FCT16501T and ABT16501 for
on-board bus interface applications.
The FCT162501T 18-bit registered transceivers are built using advanced
The FCT162501T has balanced output drive with current limiting resistors.
C
D
C
D
IDT74FCT162501AT/CT
INDUSTRIAL TEMPERATURE RANGE
SEPTEMBER 2009
54
DSC-2753/6
B
1

Related parts for 74FCT162501ATPVG8

74FCT162501ATPVG8 Summary of contents

Page 1

... OEBA 55 CLKAB 2 LEAB The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2009 Integrated Device Technology, Inc. FAST CMOS 18-BIT REGISTERED TRANSCEIVER DESCRIPTION: The FCT162501T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes ...

Page 2

... IDT74FCT162501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER PIN CONFIGURATION OEAB 1 56 LEAB GND GND ...

Page 3

... IDT74FCT162501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial –40°C to +85° 5.0V ±10 Symbol Parameter V Input HIGH Level IH V Input LOW Level IL I Input HIGH Current (Input pins) IH (5) Input HIGH Current (I/O pins) ...

Page 4

... IDT74FCT162501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER POWER SUPPLY CHARACTERISTICS Symbol Parameter ΔI Quiescent Power Supply Current CC TTL Inputs HIGH I Dynamic Power Supply CCD (4) Current (6) I Total Power Supply Current C NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. ...

Page 5

... Set-up Time, HIGH or LOW Clock LOW LEAB LEBA Clock HIGH t Hold Time, HIGH or LOW LEAB LEBA (4) t LEAB or LEBA Pulse Width HIGH W t CLKAB or CLKBA Pulse Width W (4) HIGH or LOW (3) t Output Skew SK(o) NOTES: 1. See test circuits and waveforms. ...

Page 6

... Pulse Generator for All Pulses: Rate ≤ 1.0MHz INDUSTRIAL TEMPERATURE RANGE Test Switch Open Drain Disable Low Closed Enable Low All Other Tests Open of the Pulse Generator. OUT PULSE t W PULSE Pulse Width ENABLE DISABLE t t PZL PLZ 3.5V SWITCH 1.5V CLOSED 0. PZH PHZ 0.3V SWITCH 1 ...

Page 7

... ORDERING INFORMATION XX FCT XXX Temp. Range Family Device Type Datasheet Document History 09/06/09 Pg.6 Updated the ordering information by removing the "IDT" notation and non RoHS part. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XXXX XX Package for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www ...

Related keywords