CAT25512YI-GT3 ON Semiconductor, CAT25512YI-GT3 Datasheet - Page 9

• Manufacturer Part Number: CAT25512YI-GT3
• Description: EEPROM
• Manufacturer: ON Semiconductor

Specifications of CAT25512YI-GT3

• Rohs: yes
• Memory Size: 512 KB
• Organization: 64 K x 8
• Data Retention: 100 yr
• Maximum Clock Frequency: 20 MHz
• Maximum Operating Current: 2 mA
• Operating Supply Voltage: 2.5 V to 5.5 V
• Maximum Operating Temperature: + 130 C
• Mounting Style: SMD/SMT
• Package / Case: TSSOP-8

Read from Memory Array
followed by a 16−bit address.
respond by shifting out data on the SO pin (as shown in
Figure 9). Sequentially stored data can be read out by simply
continuing to run the clock. The internal address pointer is
automatically incremented to the next higher address as data
is shifted out. After reaching the highest memory address,
the address counter “rolls over” to the lowest memory
address, and the read cycle can be continued indefinitely.
The read operation is terminated by taking CS high.
Read Identification Page
is achieved using the same Read command sequence as used
for Read from main memory array (Figure 9). The IPL bit
from the Status Register must be set (IPL = 1) before
attempting to read from the IP. The [A6:A0] are the address
significant bits that point to the data byte shifted out on the
SO pin. If the CS continues to be held low, the internal
address register defined by [A6:A0] bits is automatically
SCK
SCK
To read from memory, the host sends a READ instruction
After receiving the last address bit, the CAT25512 will
Reading the additional 128−byte Identification Page (IP)
CS
CS
SO
SO
SI
SI
Dashed Line = mode (1, 1)
* Please check the Byte Address Table (Table 11)
Dashed Line = mode (1, 1)
0
0
0
0
0
1
0
0
2
1
0
3
HIGH IMPEDANCE
OPCODE
OPCODE
0
2
0
4
0
0
HIGH IMPEDANCE
5
3
1
6
0
4
1
7
A
N
8
1
5
Figure 10. RDSR Timing
Figure 9. READ Timing
READ OPERATIONS
http://onsemi.com
9
BYTE ADDRESS*
6
0
10
1
9
7
20
incremented and the next data byte from the IP is shifted out.
The byte address must not exceed the 128−byte page
boundary.
Read Status Register
command. After receiving the last bit of the command, the
CAT25512 will shift out the contents of the status register on
the SO pin (Figure 10). The status register may be read at
any time, including during an internal write cycle.
command will output the full content of the status register.
For easy detection of the internal write cycle completion,
during writing to the memory array we recommend
sampling the RDY bit only through the polling routine.
After detecting the RDY bit “0”, the next RDSR instruction
will always output the expected content of the status register.
recommend to avoid the polling routine and do insert a
fixed delay of 5 ms to allow the internal write cycle to
complete.
MSB
To read the status register, the host simply sends a RDSR
While the internal write cycle is in progress, the RDSR
Note: During writing to the status register (WRSR) we
21
8
7
22 23 24 25 26 27 28 29
9
6
A
0
10
MSB
5
7
11
6
4
DATA OUT
5
12
3
DATA OUT
4
3
13
2
2
14
30
1
1
0
0