M95256-DRMN6TP STMicroelectronics, M95256-DRMN6TP Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
M95256-DRMN6TP
Manufacturer Part Number
M95256-DRMN6TP
Description
EEPROM 256Kbit SPI EEPROM 20 MHz 1.8V to 5.5V
Manufacturer
STMicroelectronics
Datasheet
1.M95256-DFDW6TP.pdf
(53 pages)
Specifications of M95256-DRMN6TP
Product Category
EEPROM
Rohs
yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M95256-W M95256-R M95256-DR M95256-DF
6.1
Write Enable (WREN)
The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction.
The only way to do this is to send a Write Enable instruction to the device.
As shown in
and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then
enters a wait state. It waits for the device to be deselected, by Chip Select (S) being driven
high.
Figure 8.
Figure
Write Enable (WREN) sequence
S
C
D
Q
8, to send this instruction to the device, Chip Select (S) is driven low,
Doc ID 12276 Rev 19
High Impedance
0
1
2
Instruction
3
4
5
6
7
AI02281E
Instructions
17/53