CAT25160YI-GT3JN ON Semiconductor, CAT25160YI-GT3JN Datasheet
CAT25160YI-GT3JN
Specifications of CAT25160YI-GT3JN
Related parts for CAT25160YI-GT3JN
CAT25160YI-GT3JN Summary of contents
Page 1
... Page Write Buffer • Self−timed Write Cycle • Hardware and Software Protection • Block Write Protection − Protect 1/4, 1/2 or Entire EEPROM Array • Low Power CMOS Technology • 1,000,000 Program/Erase Cycles • 100 Year Data Retention • Industrial and Extended Temperature Range • ...
Page 2
Table 1. ABSOLUTE MAXIMUM RATINGS Operating Temperature Storage Temperature Voltage on any Pin with Respect to Ground (Note 1) Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions ...
Page 3
Table 5. A.C. CHARACTERISTICS − Mature Product (T = −40°C to +85°C (Industrial) and Symbol Parameter f Clock Frequency SCK t Data Setup Time SU t Data Hold Time H t SCK High Time WH t SCK ...
Page 4
Table 7. A.C. CHARACTERISTICS – New Product (Rev −40°C to +85°C (Industrial) and Symbol Parameter f Clock Frequency SCK t Data Setup Time SU t Data Hold Time H t SCK High Time WH ...
Page 5
Pin Description SI: The serial data input pin accepts op−codes, addresses and data. In SPI modes (0,0) and (1,1) input data is latched on the rising edge of the SCK clock input. SO: The serial data output pin is used ...
Page 6
Table 10. STATUS REGISTER WPEN 0 0 Table 11. BLOCK PROTECTION BITS Status Register Bits BP1 BP0 Table 12. WRITE PROTECT CONDITIONS WPEN ...
Page 7
The CAT25080/160 device powers up into a write disable state. The device contains a Write Enable Latch (WEL) which must be set before attempting to write to the memory array or to the status register. In addition, the address of ...
Page 8
Byte Write Once the WEL bit is set, the user may execute a write sequence, by sending a WRITE instruction, a 16−bit address and data as shown in Figure 5. Only 10 significant address bits are used by the CAT25080 ...
Page 9
Write Status Register The Status Register is written by sending a WRSR instruction according to timing shown in Figure 7. Only bits 2, 3 and 7 can be written using the WRSR command SCK OPCODE ...
Page 10
Read from Memory Array To read from memory, the host sends a READ instruction followed by a 16−bit address (see Table 13 for the number of significant address bits). After receiving the last address bit, the CAT25080/160 will respond by ...
Page 11
Hold Operation The HOLD input can be used to pause communication between host and CAT25080/160. To pause, HOLD must be taken low while SCK is low (Figure 11). During the hold condition the device must remain selected (CS low). During ...
Page 12
PIN # 1 IDENTIFICATION D TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001. PACKAGE DIMENSIONS PDIP−8, 300 mils CASE 646AA−01 ISSUE A SYMBOL ...
Page 13
PIN # 1 IDENTIFICATION TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012. PACKAGE DIMENSIONS SOIC 8, 150 mils CASE 751BD−01 ISSUE O SYMBOL ...
Page 14
E1 e TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. PACKAGE DIMENSIONS TSSOP8, 4.4x3 CASE 948AL−01 ISSUE O SYMBOL MIN A A1 0.05 A2 ...
Page 15
D E PIN#1 INDEX AREA TOP VIEW SYMBOL MIN NOM A 0.70 0.75 A1 0.00 0.02 A2 0.45 0.55 A3 0.20 REF b 0.20 0.25 D 1.90 2.00 D2 1.30 1.40 E 2.90 3.00 E2 1.20 1.30 e 0.50 TYP ...
Page 16
D E PIN #1 INDEX AREA TOP VIEW SYMBOL MIN NOM A 0.45 0.50 A1 0.00 0.02 b 0.18 0.25 D 1.90 2.00 D2 1.50 1.60 E 1.90 2.00 E2 0.80 0.90 e 0.50 BSC L 0.20 0.30 Notes: (1) ...
Page 17
D E PIN #1 INDEX AREA TOP VIEW SYMBOL MIN NOM A 0.45 0.50 A1 0.00 0.02 A3 0.127 REF b 0.20 0.25 D 1.95 2.00 D2 1.35 1.40 E 2.95 3.00 E2 1.25 1.30 e 0.50 REF L 0.25 ...
Page 18
... CAT25160VP2I-GT3 S4T (Note 17) CAT25160VP2E-GT3 S4T (Note 17) CAT25160YI-GT3 S16D CAT25160YE-GT3 S16D 13. All packages are RoHS−compliant (Lead−free, Halogen−free). 14. The standard lead finish is NiPdAu. 15. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com 16 ...
Page 19
... SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...