M24C64-RMN6 STMicroelectronics, M24C64-RMN6 Datasheet - Page 20

no-image

M24C64-RMN6

Manufacturer Part Number
M24C64-RMN6
Description
EEPROM 5.5V 64K (8Kx8)
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C64-RMN6

Product Category
EEPROM
Memory Size
64 Kbit
Organization
8 K x 8
Data Retention
40 yr
Maximum Clock Frequency
0.4 MHz
Maximum Operating Current
0.8 mA
Operating Supply Voltage
1.8 V, 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SO-8
Access Time
900 ns
Interface Type
I2C
Minimum Operating Temperature
- 40 C
Factory Pack Quantity
100
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.8 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C64-RMN6P
Manufacturer:
ST
0
Part Number:
M24C64-RMN6T
Manufacturer:
ST
0
Part Number:
M24C64-RMN6TP
Manufacturer:
STMicroelectronics
Quantity:
3 500
Part Number:
M24C64-RMN6TP
Manufacturer:
ST
0
Part Number:
M24C64-RMN6TP
Manufacturer:
ST
Quantity:
256
Part Number:
M24C64-RMN6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C64-RMN6TP
0
Company:
Part Number:
M24C64-RMN6TP
Quantity:
10 000
Company:
Part Number:
M24C64-RMN6TP
Quantity:
25 000
Part Number:
M24C64-RMN6TP.
Manufacturer:
ST
0
Part Number:
M24C64-RMN6TPCSA
Manufacturer:
STM
Quantity:
251
Part Number:
M24C64-RMN6TR
Manufacturer:
MIT
Quantity:
514
Part Number:
M24C64-RMN6TR
Manufacturer:
ST
0
Instructions
5.2
5.2.1
20/42
Read operations
Read operations are performed independently of the state of the Write Control (WC) signal.
After the successful completion of a Read operation, the device internal address counter is
incremented by one, to point to the next byte address.
For the Read instructions, after each byte read (data out), the device waits for an
acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge
during this 9th time, the device terminates the data transfer and switches to its Standby
mode.
Figure 11. Read mode sequences
Random Address Read
A dummy Write is first performed to load the address into this address counter (as shown in
Figure
condition, and repeats the device select code, with the RW bit set to 1. The device
acknowledges this, and outputs the contents of the addressed byte. The bus master must
not acknowledge the byte, and terminates the transfer with a Stop condition.
Current
Address
Read
Random
Address
Read
Sequential
Current
Read
Sequention
Random
Read
11) but without sending a Stop condition. Then, the bus master sends another Start
Dev sel *
Dev sel *
ACK
Dev sel
Dev sel
Data out N
R/W
R/W
R/W
Doc ID 16891 Rev 27
ACK
ACK
ACK
ACK
R/W
NO ACK
Data out 1
Byte addr
Byte addr
Data out
NO ACK
ACK
ACK
ACK
M24C64-W M24C64-R M24C64-F M24C64-DF
Byte addr
Byte addr
ACK
ACK
ACK
Data out N
Dev sel *
Dev sel *
NO ACK
R/W
ACK
ACK
R/W
Data out1
Data out
NO ACK
AI01105d
ACK

Related parts for M24C64-RMN6