MAX9257AGTL+T Maxim Integrated, MAX9257AGTL+T Datasheet - Page 47
![no-image](/images/no-image-200.jpg)
MAX9257AGTL+T
Manufacturer Part Number
MAX9257AGTL+T
Description
Serializers & Deserializers - Serdes Prog Serializer / Deserializer
Manufacturer
Maxim Integrated
Type
Serializerr
Datasheet
1.MAX9258AGCMV.pdf
(53 pages)
Specifications of MAX9257AGTL+T
Rohs
yes
Data Rate
840 Mbit/s
Input Type
LVCMOS
Output Type
LVDS
Number Of Inputs
18
Number Of Outputs
1
Operating Supply Voltage
1.7 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
TQFN-40 EP
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage - Max
3.6 V
Supply Voltage - Min
1.71 V, 3 V
ADDRESS
0
1
2
Control channel start timeout: (STO) times out if ECU does not start using control channel within this amount of
time after control channel session is enabled.
BITS
7:6
5:4
2:0
7:6
4:3
2:0
7:4
3:0
���������������������������������������������������������������� Maxim Integrated Products 47
3
5
Fully Programmable Serializer/Deserializer
DEFAULT
1010
0000
101
000
10
11
00
00
0
0
ACTOFFSET
SPREAD
STOCNT
PWIDTH
STODIV
PAREN
PRATE
SRATE
NAME
AER
with UART/I
Pixel clock frequency range
00 = 5MHz to 10MHz
01 = 10MHz to 20MHz
10 = 20MHz to 40MHz (default)
11 = 40MHz to 70MHz
Serial-data rate range
00 = 60Mbps to 100Mbps
01 = 100Mbps to 200Mbps
10 = 200Mbps to 400Mbps
11 = 400Mbps to 840Mbps (default)
Parity enable
Parallel data width
(includes HSYNC and VSYNC, excludes encoding and parity bits)
000 = 10
001 = 12
010 = 14
011 = 16
Spread-spectrum setting
00 = Off (default)
01 = 2%
Autoerror reset
1 = Reset error count when control channel ends.
0 = Reset upon reading error registers 10, 11, 13 (default)
Activity detector offset level
00 = 23mV offset
01 = 11mV offset
10 = 59mV offset
11 = 75mV offset
Reserved (set to 000)
Control channel start timeout divider
Pixel clock is first divided by :
0000 = 16
0001 = 16
0010 = 16
0011 = 16
0100 = 16
0101 = 32
0110 = 64
0111 = 128
Control channel start timeout counter
Divided pixel clock is used to count up to (STOCNT + 1)
MAX9257A/MAX9258A
2
C Control Channel
0 = disabled (default), 1 = enabled
100 = 18
101 = 18 (default)
110 = 18
111 = 18
10 = Off
11 = 4%
1000 = 256
1001 = 512
1010 = 1024 (default)
1011 = 2048
1100 = 4096
1101 = 8192
1110 = 16,384
1111 = 32,768
DESCRIPTION
MAX9258A Register Table