74HCT573DB-T NXP Semiconductors, 74HCT573DB-T Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74HCT573DB-T
Manufacturer Part Number
74HCT573DB-T
Description
Latches OCTAL D-TYPE TRANS LATCH 3-S
Manufacturer
NXP Semiconductors
Datasheet
1.74HCT573DB-T.pdf
(21 pages)
Specifications of 74HCT573DB-T
Product Category
Latches
Rohs
yes
Number Of Circuits
8
Logic Type
TTL
Logic Family
HCT
Polarity
Non-Inverting
Number Of Output Lines
8
High Level Output Current
- 6 mA
Propagation Delay Time
17 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Package / Case
SSOP-20
Mounting Style
SMD/SMT
Number Of Input Lines
8
Factory Pack Quantity
1000
Part # Aliases
74HCT573DB,118
NXP Semiconductors
5. Pinning information
Table 2.
74HC_HCT573
Product data sheet
Symbol
OE
D[0:7]
GND
LE
Q[0:7]
V
Fig 5.
CC
Pin configuration DIP20, SO20, SSOP20 and
TSSOP20
Pin description
GND
OE
D0
D1
D2
D3
D4
D5
D6
D7
Pin
1
2, 3, 4, 5, 6, 7, 8, 9
10
11
19, 18, 17, 16, 15, 14, 13, 12 3-state latch output
20
10
5.1 Pinning
1
2
3
4
5
6
7
8
9
5.2 Pin description
74HCT573
74HC573
001aae076
All information provided in this document is subject to legal disclaimers.
20
19
18
17
16
15
14
13
12
11
Description
3-state output enable input (active LOW)
data input
ground (0 V)
latch enable input (active HIGH)
supply voltage
V
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
LE
CC
Rev. 5 — 15 August 2012
Fig 6.
(1) The die substrate is attached to this pad using
conductive die attach material. It can not be used as
supply pin or input
Pin configuration DHVQFN20
index area
terminal 1
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
D0
D1
D2
D3
D4
D5
D6
D7
Transparent top view
2
3
4
5
6
7
8
9
74HCT573
74HC573
GND
(1)
19
18
17
16
15
14
13
12
001aae077
© NXP B.V. 2012. All rights reserved.
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
4 of 21