74VHC573M_Q Fairchild Semiconductor, 74VHC573M_Q Datasheet - Page 2

• Manufacturer Part Number: 74VHC573M_Q
• Description: Latches Octal D-Type Latch
• Manufacturer: Fairchild Semiconductor

Specifications of 74VHC573M_Q

• Number Of Circuits: 8
• Logic Type: Latch
• Logic Family: 74VHC
• Polarity: Non-Inverting
• Number Of Output Lines: 3
• High Level Output Current: - 8 mA
• Propagation Delay Time: 14.5 ns at 3.3 V, 8.8 ns at 5 V
• Supply Voltage - Max: 5.5 V
• Supply Voltage - Min: 2 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Package / Case: SOIC-20
• Mounting Style: SMD/SMT
• Number Of Input Lines: 8

©1993 Fairchild Semiconductor Corporation
74VHC573 Rev. 1.3
Logic Symbol
Truth Table
H
L
X
Z
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
LOW Voltage Level
High Impedance
OE
Immaterial
HIGH Voltage Level
H
L
L
L
Inputs
LE
H
H
X
L
IEEE/IEC
D
H
X
X
L
Outputs
O
O
H
L
Z
n
0
2
Functional Description
The VHC573 contains eight D-type latches with
3-STATE output buffers. When the Latch Enable (LE)
input is HIGH, data on the D
In this condition the latches are transparent, i.e., a latch
output will change state each time its D input changes.
When LE is LOW the latches store the information that
was present on the D inputs, a setup time preceding the
HIGH-to-LOW transition of LE. The 3-STATE buffers are
controlled by the Output Enable (OE) input. When OE is
LOW, the buffers are enabled. When OE is HIGH the
buffers are in the high impedance mode, but, this does
not interfere with entering new data into the latches.
n
inputs enters the latches.
www.fairchildsemi.com