74VHC164N_Q Fairchild Semiconductor, 74VHC164N_Q Datasheet
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74VHC164N_Q
Specifications of 74VHC164N_Q
Related parts for 74VHC164N_Q
74VHC164N_Q Summary of contents
Page 1
... N14A Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1993 Fairchild Semiconductor Corporation 74VHC164 Rev. 1.4.0 General Description 5V The VHC164 is an advanced high-speed CMOS device CC fabricated with silicon gate CMOS technology ...
Page 2
... Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW. Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1993 Fairchild Semiconductor Corporation 74VHC164 Rev. 1.4.0 Logic Symbol Function Table Operating ...
Page 3
... Operating Temperature OPR Input Rise and Fall Time 3.3V ± 0. 5.0V ± 0.5V CC Note: 1. Unused inputs must be held HIGH or LOW. They may not float. ©1993 Fairchild Semiconductor Corporation 74VHC164 Rev. 1.4.0 Parameter (1) Parameter 3 Rating –0.5V to +7.0V –0.5V to +7.0V –0. 0.5V CC –20mA ±20mA ±25mA ±75mA – ...
Page 4
... Quiet Output Minimum OLV Dynamic V OL (2) V Minimum HIGH Level IHD Dynamic Input Voltage (2) V Maximum LOW Level ILD Dynamic Input Voltage Note: 2. Parameter guaranteed by design. ©1993 Fairchild Semiconductor Corporation 74VHC164 Rev. 1.4.0 (V) Conditions Min. 1.50 0 –50µA 1 ...
Page 5
... Minimum Pulse Width (CP (L) Minimum Pulse Width (MR Minimum Setup Time S t Minimum Hold Time H t Minimum Removal Time (MR) REC Note 3.3 ± 0.3V or 5.0 ± 0.5V CC ©1993 Fairchild Semiconductor Corporation 74VHC164 Rev. 1.4.0 V (V) Conditions CC 3.3 ± 0.3 C 15pF 50pF 5.0 ± 0.5 C 15pF, R ...
Page 6
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 7
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 8
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 9
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 10
... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...