MAX9967ALCCQ+D Maxim Integrated, MAX9967ALCCQ+D Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
MAX9967ALCCQ+D
Manufacturer Part Number
MAX9967ALCCQ+D
Description
Buffers & Line Drivers
Manufacturer
Maxim Integrated
Datasheet
1.MAX9967BRCCQTD.pdf
(30 pages)
Specifications of MAX9967ALCCQ+D
Rohs
yes
Dual, Low-Power, 500Mbps ATE
Driver/Comparator with 35mA Load
ELECTRICAL CHARACTERISTICS (continued)
(V
T
10
Note 1: All minimum and maximum limits are 100% production tested. Tests are performed at nominal supply voltages unless oth-
Note 2: Total for dual device at worst-case setting. R
Note 3: Does not include internal dissipation of the comparator outputs. With output loads of 50Ω to (V
Note 4: Externally forced voltages may exceed this range provided that the Absolute Maximum Ratings are not exceeded.
Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
Note 6: Based on simulation results only.
Note 7: Transition time from LLEAK being deasserted to output returning to normal operating mode.
Note 8: With the exception of Offset and Gain/CMRR tests, reference input values are calibrated for offset and gain.
Note 9: Measured at V
Note 10: Relative to straight line between 0 and 4.5V.
Note 11: Specifications measured at the end points of the full range. Full ranges are -1.3V ≤ V
Note 12: Change in offset voltage with power supplies independently set to their minimum and maximum values.
Note 13: Nominal target value is 50Ω. Contact factory for alternate trim selections within the 45Ω to 51Ω range.
Note 14: V
Note 15: Measured from the crossing point of DATA_ inputs to the settling of the driver output.
Note 16: Prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output
Note 17: Rising edge to rising edge or falling edge to falling edge.
Note 18: Specified amplitude is programmed. At this pulse width, the output reaches at least 95% of its nominal (DC) amplitude. The
Sink Current Linearity
(Note 26)
GROUND SENSE
GS Voltage Range
GS Common-Mode Error
GS Input Bias Current
AC CHARACTERISTICS (Z
Enable Time (Note 27)
Disable Time (Note 27)
Current Settling Time on
Commutation
Spike During Enable/Disable
Transition
J
CC
= +85°C, unless otherwise noted. All temperature coefficients are measured at T
______________________________________________________________________________________
= +9.75V, V
erwise noted.
(typ) to the total device power (MAX9967_MCCQ and MAX9967_QCCQ). For MAX9967_LCCQ, additional power dissipa-
tion is typically (32mA x V
-1.5V ≤ V
Measurement is made using the comparator.
swing. Rise time of differential inputs DATA_ and RCV_ is 250ps (10% to 90%).
pulse width is measured at DATA_.
PARAMETER
DTV_
= +1.5V, R
EE
DTV_
= -5.25V, V
≤ 6.5V.
CC
S
= +9.75, V
= 50Ω. External signal driven into T-line is a 0 to +3V edge with 1.2ns rise time (10% to 90%).
L
= 50Ω to GND)
CCO_
VCCO
SYMBOL
EE
= +2.5V, SC1 = SC0 = 0, V
V
).
t
t
= -5.25V, and T
DIS
EN
GS
V
V
Verified by GS common-mode error test
V
= 0.1V
V
V
V
I
I
I
I
I
35mA (Notes 7, 28)
I
SOURCE
SINK
SOURCE
SINK
SOURCE
SOURCE
LDH
LDH
DUT
DUT
GS
GS
L
= 0.1V
= 0
_ = 100mV, 1V, 2.5V
_ = 3.5V
_ = -1.5V, V
_ = +4.5V, V
= 20mA, V
= 20mA, V
> 10MΩ. The supply currents are measured with typical supply voltages.
J
= +85°C.
= 20mA, V
= 20mA, V
= I
= I
SINK
SINK
CONDITIONS
COM
COM
GS
= 1mA and
= 35mA, V
GS
CPHV_
COM
COM
= ±250mV, V
_ = +1.5V
_ = +1.5V
= ±250mV, V
_ = -1.5V
_ = -1.5V
= +7.2V, V
COM
J
= +70°C to +100°C, unless otherwise noted.) (Note 1)
_ = 0
LDH
To 10%
To 1.5%
LDL
CPLV_
_- V
_ -
GS
= -2.2V, V
DHV_
±250
MIN
≤ 6.5V, -1.5V ≤ V
VCCO
LDH
TYP
100
_ = V
2.2
1.9
10
50
- 2V), this adds 120mW
LDL
DLV_
MAX
±130
_ = 0, V
±60
±25
±25
±25
≤ 6.3V,
UNITS
GS
mV
mV
µA
µA
µA
ns
ns
ns
= 0,