MAX9170ESE Maxim Integrated, MAX9170ESE Datasheet
MAX9170ESE
Related parts for MAX9170ESE
MAX9170ESE Summary of contents
Page 1
... Output Rated for 10pF Load o Individual Output Enables o Single 3.3V Supply o Improved Second Source of the SN65LVDS104 (MAX9169)/SN65LVDS105 (MAX9170) o 16-Pin SO and TSSOP Packages PART MAX9169ESE MAX9169EUE Applications MAX9170ESE MAX9170EUE MAX9180 Features (max) Added Deterministic Jitter PRBS Pattern (max) Added Random Jitter Ordering Information PIN- ...
Page 2
LVDS and LVTTL-to-LVDS Repeaters ABSOLUTE MAXIMUM RATINGS V to GND ..............................................................-0.5V to +4V CC Inputs IN+, IN- to GND....................................................-0.5V to +4V IN, EN_ to GND ....................................................-0.5V to +6V Outputs OUT_+, OUT_- to GND.........................................-0.5V to +4V Continuous Power Dissipation (T ...
Page 3
LVDS and LVTTL-to-LVDS Repeaters DC ELECTRICAL CHARACTERISTICS (continued 3.0V to 3.6V 100Ω ±1%, EN_ = high, MAX9169 differential input voltage | mode voltage +2.4V - ...
Page 4
LVDS and LVTTL-to-LVDS Repeaters AC ELECTRICAL CHARACTERISTICS (V = 3.0V to 3.6V 100Ω ±1 common-mode voltage +2. 0.2V 1.25V, ...
Page 5
LVDS and LVTTL-to-LVDS Repeaters (V = 3.3V 100Ω 10pF MAX9169 SUPPLY CURRENT vs. FREQUENCY 50 4 CHANNELS ACTIVE 3 CHANNELS ACTIVE 40 2 CHANNELS ACTIVE CHANNEL ACTIVE ...
Page 6
LVDS and LVTTL-to-LVDS Repeaters PIN NAME MAX9169 MAX9170 OUT1+/OUT1- Enable. +5V tolerant LVTTL/LVCMOS input. Set EN1 high to enable OUT1+/OUT1-. Set EN1 low to disable OUT1+/OUT1- (high-impedance mode). Integrated 1 1 EN1 pulldown to GND. OUT2+/OUT2- Enable. +5V tolerant ...
Page 7
LVDS and LVTTL-to-LVDS Repeaters Detailed Description LVDS is a signaling method for point-to-point and multidrop data communication over a controlled-imped- ance medium as defined by the ANSI TIA/EIA-644 and IEEE 1596.3 standards. LVDS uses a lower voltage swing than ...
Page 8
LVDS and LVTTL-to-LVDS Repeaters tial impedance. Minimize the number of vias to further prevent impedance discontinuities. Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to ...
Page 9
LVDS and LVTTL-to-LVDS Repeaters 50Ω PULSE GENERATOR 50Ω Figure 3. MAX9169 Differential Output Voltage Test Circuit IN- IN+ OUT_- V OS(-) OUT_+ V (OUT_+) - (OUT_-) Figure 4. MAX9169 Output DC Parameters _______________________________________________________________________________________ Test Circuits and Timing Diagrams (continued) ...
Page 10
LVDS and LVTTL-to-LVDS Repeaters IN PULSE GENERATOR 50Ω Figure 5. MAX9170 Output Offset Voltage Test Circuit IN PULSE GENERATOR 50Ω Figure 6. MAX9170 Differential Output Voltage Test Circuit 10 ______________________________________________________________________________________ Test Circuits and Timing Diagrams (continued) MAX9170 10pF 10pF ...
Page 11
LVDS and LVTTL-to-LVDS Repeaters IN OUT_- V OS(-) OUT_+ (OUT_+) - (OUT_-) Figure 7. MAX9170 LVDS Output DC Parameters IN- IN+ V OS(-) Figure 8. MAX9169 Output Offset Voltage Waveforms IN V OS(-) Figure 9. MAX9170 Output Offset Voltage ...
Page 12
LVDS and LVTTL-to-LVDS Repeaters PULSE GENERATOR Figure 10. MAX9169 Propagation Delay and Transition Time Test Circuit IN IN+ t PLH 20 Figure 11. MAX9169 Propagation Delay and Transition Time Waveforms 12 ______________________________________________________________________________________ Test Circuits ...
Page 13
LVDS and LVTTL-to-LVDS Repeaters IN- IN Figure 12. MAX9169 Propagation Delay and Transition Time Waveforms, t PULSE GENERATOR 50Ω Figure 13. MAX9170 Propagation Delay and Transition Time Test Circuit ______________________________________________________________________________________ Test Circuits and Timing Diagrams (continued) V ...
Page 14
LVDS and LVTTL-to-LVDS Repeaters IN 20 Figure 14. MAX9170 Propagation Delay and Transition Time Waveforms IN 1.5V 20 Figure 15. MAX9170 Propagation Delay and Transition Time Waveforms ______________________________________________________________________________________ Test Circuits and Timing Diagrams ...
Page 15
LVDS and LVTTL-to-LVDS Repeaters 1.25V 1.20V 1.25V 1.20V PULSE GENERATOR Figure 16. MAX9169 Enable and Disable Time Test Circuit 2.0V 0.8V PULSE GENERATOR Figure 17. MAX9170 Enable and Disable Time Test Circuit ______________________________________________________________________________________ Test Circuits and Timing Diagrams (continued) ...
Page 16
LVDS and LVTTL-to-LVDS Repeaters EN_ V WHEN V = +50mV OUT_ WHEN V = -50mV OUT_ WHEN V = -50mV OUT_ WHEN V = +50mV OUT_- ID Figure 18. MAX9169 Enable and Disable ...
Page 17
LVDS and LVTTL-to-LVDS Repeaters TOP VIEW MAX9169 EN1 1 EN2 2 EN3 GND 5 IN+ 6 IN- 7 EN4 8 TSSOP/SO Chip Information TRANSISTOR COUNT: 1187 PROCESS: CMOS ______________________________________________________________________________________ MAX9170 OUT1+ EN1 16 1 OUT1- ...
Page 18
LVDS and LVTTL-to-LVDS Repeaters (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) 18 ______________________________________________________________________________________ Package Information ...
Page 19
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 19 © 2002 Maxim Integrated Products ...