74LVCH16244AEV NXP Semiconductors, 74LVCH16244AEV Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVCH16244AEV
Manufacturer Part Number
74LVCH16244AEV
Description
Buffers & Line Drivers 3.3V BUF/LN DRVR N-INV BUSH 3S
Manufacturer
NXP Semiconductors
Datasheet
1.74LVCH16244ADGG11.pdf
(19 pages)
Specifications of 74LVCH16244AEV
Product Category
Buffers & Line Drivers
Rohs
yes
Number Of Input Lines
16
Number Of Output Lines
16
Polarity
Non-Inverting
Supply Voltage - Max
3.6 V
Supply Voltage - Min
1.2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-702-56
High Level Output Current
- 24 mA
Logic Family
LVC
Logic Type
CMOS
Low Level Output Current
24 mA
Minimum Operating Temperature
- 40 C
Number Of Channels Per Chip
16
Output Type
3-State
Propagation Delay Time
11 ns at 1.2 V
Factory Pack Quantity
1820
Part # Aliases
74LVCH16244AEV,157
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74LVCH16244AEV,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH16244AEV,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH16244AEV,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH16244AEV,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH16244AEV/G,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 7.
Voltages are referenced to GND (ground = 0 V). For test circuit see
[1]
[2]
[3]
11. Waveforms
74LVC_LVCH16244A
Product data sheet
Symbol Parameter
C
Fig 7.
PD
t
t
t
Typical values are measured at T
C
P
f
C
V
N = number of inputs switching
(C
pd
en
dis
i
D
CC
PD
= input frequency in MHz; f
L
is the same as t
is the same as t
= output load capacitance in pF
= C
is the same as t
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts
V
power
dissipation
capacitance
Measurement points are given in
Logic levels: V
The input (nAn) to output (nYn) propagation delays
PD
Dynamic characteristics
CC
V
2
f
CC
o
2
) = sum of the outputs.
f
PLH
PZL
PLZ
i
N + (C
OL
and t
and t
and t
and V
Conditions
per input; V
V
V
V
PZH
PHL
PHZ
o
CC
CC
CC
= output frequency in MHz
OH
L
.
.
.
V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V
amb
are typical output voltage levels that occur with the output load.
CC
nYn output
= 25 C and V
nAn input
I
2
…continued
= GND to V
f
Table
o
All information provided in this document is subject to legal disclaimers.
) where:
GND
V
V
8.
OH
OL
V
I
CC
t
CC
Rev. 12 — 5 March 2012
PLH
74LVC16244A; 74LVCH16244A
= 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
D
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
V
in W).
M
V
M
Figure
[3]
Min
9.
-
-
-
40 C to +85 C
V
M
V
M
t
Typ
PHL
mna171
11.4
4.8
8.3
[2]
Max
-
-
-
40 C to +125 C Unit
Min
-
-
-
© NXP B.V. 2012. All rights reserved.
Max
-
-
-
9 of 19
pF
pF
pF