93AA66C-I/SN Microchip Technology, 93AA66C-I/SN Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
93AA66C-I/SN
Manufacturer Part Number
93AA66C-I/SN
Description
IC EEPROM 4KBIT 3MHZ 8SOIC
Manufacturer
Microchip Technology
Specifications of 93AA66C-I/SN
Memory Size
4K (512 x 8 or 256 x 16)
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature
-40°C ~ 85°C
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
3MHz
Interface
Microwire, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Organization
256 K x 16 or 512 x 8
Interface Type
2-Wire
Maximum Clock Frequency
1 MHz
Access Time
6 ms
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
1.8 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
93AA66C-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
2.9
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
For 93AA66A/B/C and 93LC66A/B/C devices, after the
last data bit is clocked into DI, the falling edge of CS
initiates the self-timed auto-erase and programming
cycle. For 93C66A/B/C devices, the self-timed auto-
erase and programming cycle is initiated by the rising
edge of CLK on the last data bit. Clocking of the CLK
pin is not necessary after the device has entered the
WRAL cycle. The WRAL command does include an
FIGURE 2-10:
FIGURE 2-11:
DS21795B-page 10
CLK
CLK
DO
V
DO
CS
CS
DI
DI
CC
must be
WRITE ALL (WRAL)
4.5V for proper operation of WRAL.
1
1
HIGH-Z
HIGH-Z
WRAL TIMING FOR 93AA AND 93LC DEVICES
WRAL TIMING FOR 93C DEVICES
0
0
0
0
0
0
1
1
X
X
•••
•••
X
X
automatic ERAL cycle for the device. Therefore, the
WRAL instruction does not require an ERAL instruction
but the chip must be in the EWEN status.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (T
V
Dx
Dx
CC
Note:
must be
CSL
•••
•••
).
Issuing a Start bit and then taking CS low
will clear the READY/BUSY status from
DO.
D0
D0
4.5V for proper operation of WRAL.
T
T
CSL
CSL
T
WL
T
WL
BUSY
BUSY
2003 Microchip Technology Inc.
T
T
SV
SV
READY
READY
HIGH-Z
HIGH-Z
T
T
CZ
CZ