74ACT244MTCX_NL Fairchild Semiconductor, 74ACT244MTCX_NL Datasheet

no-image

74ACT244MTCX_NL

Manufacturer Part Number
74ACT244MTCX_NL
Description
Buffers & Line Drivers FACT STD OCTAL BUFFER/LINE DR
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of 74ACT244MTCX_NL

Rohs
yes
Number Of Input Lines
8
Number Of Output Lines
8
Polarity
Non-Inverting
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-20
High Level Output Current
- 24 mA
Logic Family
ACT
Logic Type
CMOS
Low Level Output Current
24 mA
Minimum Operating Temperature
- 40 C
Number Of Channels Per Chip
8
Output Type
3-State
Propagation Delay Time
9 ns at 5 V
Factory Pack Quantity
2500
©1988 Fairchild Semiconductor Corporation
74AC244, 74ACT244 Rev. 1.4.0
74AC244, 74ACT244
Octal Buffer/Line Driver with 3-STATE Outputs
Features
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
74AC244SC
74AC244SJ
74AC244MTC
74AC244PC
74ACT244SC
74ACT244SJ
74ACT244MSA
74ACT244MTC
74ACT244PC
Order Number
I
3-STATE outputs drive bus lines or buffer memory
address registers
Outputs source/sink 24mA
ACT244 has TTL-compatible inputs
CC
All packages are lead free per JEDEC: J-STD-020B standard.
and I
OZ
reduced by 50%
Package
Number
MTC20
MSA20
MTC20
M20D
M20D
M20B
M20B
N20A
N20A
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
General Description
The AC/ACT244 is an octal buffer and line driver
designed to be employed as a memory address driver,
clock driver and bus-oriented transmitter/receiver which
provides improved PC board density.
Package Description
January 2008
www.fairchildsemi.com

Related parts for 74ACT244MTCX_NL

74ACT244MTCX_NL Summary of contents

Page 1

... N20A Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4.0 General Description The AC/ACT244 is an octal buffer and line driver ...

Page 2

... Connection Diagram Pin Description Pin Names Description 3-STATE Output Enable Inputs –I Inputs –O Outputs 0 7 ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4.0 Logic Symbol IEEE/IEC Truth Tables Inputs OE I (Pins 12, 14, 16, 18 Inputs OE I ...

Page 3

... Input Voltage I V Output Voltage O T Operating Temperature Minimum Input Edge Rate, AC Devices: V from 30 Minimum Input Edge Rate, ACT Devices: V from 0.8V to 2.0V ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4.0 Parameter Parameter , V @ 3.3V, 4.5V, 5. 4.5V, 5. Rating 0.5V to 7.0V 20mA 20mA 0. 0.5V CC ...

Page 4

... All outputs loaded; thresholds on input associated with output under test and I @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5. Maximum test duration 2.0ms, one output loaded at a time. ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4 (V) Conditions Typ ...

Page 5

... Minimum Dynamic OLD (5) Output Current I OHD I Maximum Quiescent CC Supply Current Notes: 4. All outputs loaded; thresholds on input associated with output under test. 5. Maximum test duration 2.0ms, one output loaded at a time. ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4 (V) Conditions Typ. CC 4.5 V 0.1V or 1.5 ...

Page 6

... Output Enable Time PZH t Output Enable Time PZL t Output Disable Time PHZ t Output Disable Time PLZ Note: 7. Voltage range 5.0 is 5.0V 0.5V. Capacitance Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD ©1988 Fairchild Semiconductor Corporation 74AC244, 74ACT244 Rev. 1.4 50pF L (6) V (V) Min. Typ. Max. CC 3.3 2.0 6.5 9.0 5.0 1.5 5.0 7.0 3 ...

Page 7

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 8

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 9

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 10

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 11

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 12

... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...

Related keywords