74ACT175SJ_Q Fairchild Semiconductor, 74ACT175SJ_Q Datasheet

no-image

74ACT175SJ_Q

Manufacturer Part Number
74ACT175SJ_Q
Description
Flip Flops Qd D-Type Flip-Flop
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of 74ACT175SJ_Q

Number Of Circuits
4
Logic Family
74ACT
Logic Type
D-Type Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Output Type
Differential
Propagation Delay Time
11 ns
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOP-16
Minimum Operating Temperature
- 40 C
Number Of Input Lines
4
Number Of Output Lines
4
Supply Voltage - Min
4.5 V
©1988 Fairchild Semiconductor Corporation
74AC175, 74ACT175 Rev. 1.4
FACT™ is a trademark of Fairchild Semiconductor Corporation.
74AC175, 74ACT175
Quad D-Type Flip-Flop
Features
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Connection Diagram
74AC175SC
74AC175SJ
74AC175MTC
74AC175PC
74ACT175SC
74ACT175SJ
74ACT175MTC
I
Edge-triggered D-type inputs
Buffered positive edge-triggered clock
Asynchronous common reset
True and complement output
Outputs source/sink 24mA
ACT175 has TTL-compatible inputs
CC
Number
Order
reduced by 50%
Package
Number
MTC16
MTC16
M16A
M16D
M16A
M16D
N16E
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Body
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Body
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
General Description
The AC/ACT175 is a high-speed quad D-type flip-flop.
The device is useful for general flip-flop requirements
where clock and clear inputs are common. The informa-
tion on the D-type inputs is stored during the LOW-to-
HIGH clock transition. Both true and complemented out-
puts of each flip-flop are provided. A Master Reset input
resets all flip-flops, independent of the Clock or D-type
inputs, when LOW.
Pin Descriptions
Package Description
MR
Q
Q
D
CP
Pin Names
0
0
0
–Q
–Q
–D
3
3
3
Data Inputs
Clock Pulse Input
Master Reset Input
True Outputs
Complement Outputs
Description
www.fairchildsemi.com
April 2007
tm

Related parts for 74ACT175SJ_Q

74ACT175SJ_Q Summary of contents

Page 1

... MTC16 Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. Connection Diagram FACT™ trademark of Fairchild Semiconductor Corporation. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 General Description The AC/ACT175 is a high-speed quad D-type flip-flop. ...

Page 2

... IEEE/IEC Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Functional Description The AC/ACT175 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. ...

Page 3

... Output Voltage O T Operating Temperature A ∆ ∆ t Minimum Input Edge Rate, AC Devices: V from 30 ∆ ∆ t Minimum Input Edge Rate, ACT Devices: V from 0.8V to 2.0V ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Parameter Parameter , V @ 3.3V, 4.5V, 5. 4.5V, 5. Rating –0.5V to +7.0V –20mA +20mA – ...

Page 4

... All outputs loaded; thresholds on input associated with output under test. 2. Maximum test duration 2.0ms, one output loaded at a time and I @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 = +25° ...

Page 5

... Minimum Dynamic OLD (5) Output Current I OHD I Maximum Quiescent CC Supply Current Notes: 4. All outputs loaded; thresholds on input associated with output under test. 5. Maximum test duration 2.0ms, one output loaded at a time. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 = +25° (V) Conditions Typ. = 0. ...

Page 6

... Hold Time, HIGH or LOW Pulse Width, W HIGH or LOW t MR Pulse Width, LOW W t Recovery Time REC Note: 7. Voltage range 3.3 is 3.3V ± 0.3V. Voltage range 5.0 is 5.0V ± 0.5V. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 = +25° 50pF C L (6) V (V) Min. Typ. Max. CC 3.3 149 214 5 ...

Page 7

... CP Pulse Width,HIGH or LOW Pulse Width, LOW W t Recovery Time rec Note: 9. Voltage Range 5.0 is 5.0V ± 0.5V. Capacitance Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 = +25° 50pF C L (8) V (V) Min. Typ. Max. CC 5.0 175 236 5.0 2 ...

Page 8

... Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 2. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number M16A 8 www.fairchildsemi.com ...

Page 9

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number M16D 9 www.fairchildsemi.com ...

Page 10

... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 0.11 MTC16rev4 Figure 4. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 0.65 4.4±0.1 1.45 Package Number MTC16 10 5.90 4.45 7.35 5.00 12° www.fairchildsemi.com ...

Page 11

... Physical Dimensions (Continued) Dimensions are in inches (millimeters) unless otherwise noted. Figure 5. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number N16E 11 www.fairchildsemi.com ...

Page 12

... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world. ActiveArray Bottomless Build it Now CoolFET CROSSVOLT CTL™ Current Transfer Logic™ ...

Related keywords