MAX6745XKVD3-T Maxim Integrated, MAX6745XKVD3-T Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
MAX6745XKVD3-T
Manufacturer Part Number
MAX6745XKVD3-T
Description
Supervisory Circuits
Manufacturer
Maxim Integrated
Series
MAX6736, MAX6737, MAX6738, MAX6739, MAX6740, MAX6741, MAX6742, MAX6743, MAX6744, MAX6745r
Datasheet
1.MAX3318CAP.pdf
(16 pages)
Specifications of MAX6745XKVD3-T
Number Of Voltages Monitored
2
Monitored Voltage
1.8 V to 5 V, 0.9 V to 3.3 V
Undervoltage Threshold
1.53 V, Adjustable
Overvoltage Threshold
1.62 V, Adjustable
Output Type
Active Low, Push-Pull
Manual Reset
Not Resettable
Watchdog
No Watchdog
Battery Backup Switching
No Backup
Power-up Reset Delay (typ)
225 ms
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SC-70
Chip Enable Signals
No
Maximum Power Dissipation
247 mW
Minimum Operating Temperature
- 40 C
Power Fail Detection
Yes
Supply Current (typ)
5 uA, 10 uA
Supply Voltage - Min
1 V
Low-Power Dual-/Triple-Voltage SC70 µP
Supervisory Circuits
8
MAX6736
MAX6737
_______________________________________________________________________________________
—
—
—
—
1
2
3
4
5
MAX6738
MAX6739
—
—
—
—
1
2
3
4
5
MAX6740
MAX6743
PIN
—
—
—
—
1
2
4
3
5
MAX6741
MAX6744
—
—
—
—
1
2
4
5
3
MAX6742
MAX6745
—
—
—
—
1
2
5
4
3
NAME
RESET
RSTIN
POK1
V
V
GND
PFO
MR
PFI
CC
CC
2
1
Reset Output, Push-Pull or Open Drain Active Low. RESET
changes from high to low when any monitored power-supply
input (V
threshold. It remains low until all monitored power-supply
inputs exceed their selected reset thresholds for the V
reset timeout period. RESET is forced low if MR is low for at
least the MR minimum input pulse width. It remains low for
the MR reset timeout period after MR goes high. The push-
pull output is referenced to V
open-drain outputs require an external pullup resistor. The
MAX6740/MAX6741/MAX6742 open-drain outputs have an
internal 50kΩ pullup resistor to V
reset function.
Ground
Manual Reset, Active Low. Pull low for at least MR minimum
input pulse width to force RESET low. Reset remains active
as long as MR is low and for the MR reset timeout period
after MR goes high. There is an internal 1.5kΩ pullup resistor
to V
Voltage Input 1. Power supply and input for the secondary
µP voltage reset monitor.
Adjustable Reset Threshold Input. RESET is asserted when
RSTIN is below the internal 0.488V reference level. Set the
adjustable reset threshold with an external resistor-divider
network. Connect RSTIN to V
Voltage Input 2. Power supply and input for the primary µP
voltage reset monitor.
Power-Fail Comparator Input. PFO is asserted when PFI is
below 0.488V. PFO is deasserted without any reset timeout
period when PFI goes above 0.488V. Connect PFI to an
external resistor network to set the desired monitor
threshold.
Power-Fail Comparator Output, Open Drain Active Low. PFO
is asserted when PFI is below 0.488V.
V
remains low as long as V
goes high after V
period. POK1 logic is independent of the MR or V
The output can be used to control V
sequencing.
CC
CC
1 Power-OK Output, Open Drain Active High. POK1
1.
CC
1, V
CC
2, RSTIN) drops below its selected reset
CC
1 exceeds V
FUNCTION
CC
1 is below V
CC
CC
1. The MAX6736/MAX6738
1 if unused.
TH
CC
Pin Description
1 for the POK1 timeout
1 and provide a manual
CC
1-to-V
TH
1. POK1 output
CC
2 supply
CC
2 inputs.
CC