M95M01-RMW6G STMicroelectronics, M95M01-RMW6G Datasheet - Page 17
![IC EEPROM 1MBIT 5MHZ 8SOIC](/photos/1/39/13918/497-8-soic_8-sop_8-soij__5_3_mm_width__8-soeiaj_8-so_wide_medium_w___series_sml.jpg)
M95M01-RMW6G
Manufacturer Part Number
M95M01-RMW6G
Description
IC EEPROM 1MBIT 5MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet
1.M95M01-RMN6TP.pdf
(41 pages)
Specifications of M95M01-RMW6G
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1M (128K x 8)
Speed
5MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8617-5
M95M01-RMW6G
M95M01-RMW6G
M95M01-R, M95M01-W
6.2
Write Disable (WRDI)
One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction
to the device.
As shown in
and the bits of the instruction byte are shifted in, on Serial Data Input (D).
The device then enters a wait state. It waits for a the device to be deselected, by Chip Select
(S) being driven high.
The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:
●
●
●
●
Figure 9.
Power-up
WRDI instruction execution
WRSR instruction completion
WRITE instruction completion.
Figure
Write Disable (WRDI) sequence
S
C
D
Q
9, to send this instruction to the device, Chip Select (S) is driven low,
Doc ID 13264 Rev 7
High Impedance
0
1
2
Instruction
3
4
5
6
7
AI03750D
Instructions
17/41