SST39SF020A-70-4C-NHE Microchip Technology, SST39SF020A-70-4C-NHE Datasheet - Page 6
![IC FLASH MPF 2MBIT 70NS 32PLCC](/photos/16/11/161149/sst39sf020a_sml.jpg)
SST39SF020A-70-4C-NHE
Manufacturer Part Number
SST39SF020A-70-4C-NHE
Description
IC FLASH MPF 2MBIT 70NS 32PLCC
Manufacturer
Microchip Technology
Datasheets
1.SST39VF010-70-4C-NHE.pdf
(2 pages)
2.SST39VF010-70-4C-NHE.pdf
(2 pages)
3.SST39SF010A-70-4C-NHE.pdf
(25 pages)
Specifications of SST39SF020A-70-4C-NHE
Memory Type
FLASH
Memory Size
2M (256K x 8)
Operating Temperature
0°C ~ 70°C
Package / Case
32-PLCC
Format - Memory
FLASH
Speed
70ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Data Bus Width
8 bit
Architecture
Sectored
Interface Type
Parallel
Access Time
70 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Current
25 mA
Mounting Style
SMD/SMT
Organization
256 KB x 8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST39SF020A-70-4C-NHE
Manufacturer:
MAXIM
Quantity:
821
Company:
Part Number:
SST39SF020A-70-4C-NHE
Manufacturer:
Microchip Technology
Quantity:
1 970
Company:
Part Number:
SST39SF020A-70-4C-NHE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST39SF020A-70-4C-NHE
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST39SF020A-70-4C-NHE-T
Manufacturer:
Microchip Technology
Quantity:
10 000
Data Sheet
TABLE 2: Pin Description
TABLE 3: Operation Modes Selection
©2010 Silicon Storage Technology, Inc.
Symbol
A
DQ
CE#
OE#
WE#
V
V
NC
Mode
Read
Program
Erase
Standby
Write Inhibit
Product Identification
Software Mode
MS
DD
SS
1. A
1. X can be V
7
1
-DQ
-A
A
MS
MS
0
0
= Most significant address
= A
16
for SST39SF010A, A
Pin Name
Address Inputs
Data Input/output
Chip Enable
Output Enable
Write Enable
Power Supply
Ground
No Connection
IL
or V
IH
, but no other value.
17
for SST39SF020A, and A
Functions
To provide memory addresses.
During Sector-Erase A
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle.
The outputs are in tri-state when OE# or CE# is high.
To activate the device when CE# is low.
To gate the data output buffers.
To control the Write operations.
To provide 5.0V supply (4.5-5.5V)
Unconnected pins.
CE#
V
V
V
V
V
X
X
IH
IL
IL
IL
IL
OE#
V
V
V
V
V
X
X
IH
IH
IL
IL
IL
SST39SF010A / SST39SF020A / SST39SF040
18
MS
1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
WE#
for SST39SF040
V
V
V
V
V
-A
X
X
6
IH
IL
IL
IH
IH
12
address lines will select the sector.
DQ
D
D
X
High Z
High Z/ D
High Z/ D
1
OUT
IN
OUT
OUT
Address
A
A
Sector address,
XXH for Chip-Erase
X
X
X
See Table 4
IN
IN
S71147-09-000
T2.2 1147
T3.3 1147
01/10