CY7C09199-9AC Cypress Semiconductor Corp, CY7C09199-9AC Datasheet
CY7C09199-9AC
Specifications of CY7C09199-9AC
Available stocks
Related parts for CY7C09199-9AC
CY7C09199-9AC Summary of contents
Page 1
... For the most recent information, visit the Cypress web site at www.cypress.com Cypress Semiconductor Corporation Document #: 38-06039 Rev. *A Synchronous Dual-Port Static RAM • Low operating power — Active = 195 mA (typical) — Standby = 0.05 mA (typical) • Fully synchronous interface for easier operation • ...
Page 2
... CMOS 64K and 128K x 8/9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. isters on control, address, and data lines allow for minimal set- up and hold times. In pipelined output mode, data is registered for decreased cycle time ...
Page 3
Pin Configurations 100 A7L 3 A8L 4 A9L 5 A10L 6 A11L 7 A12L 8 A13L 9 A14L 10 A15L 11 [5] A16L 12 VCC ...
Page 4
... SB1 (Both ports TTL Level) Typical Standby Current for I (mA) SB3 (Both ports CMOS Level) Note: 7. This pin is NC for CY7C09189. Document #: 38-06039 Rev. *A 100-Pin TQFP (Top View CY7C09199 (128K x 9) CY7C09189 (64K CY7C09089/99 CY7C09089/99 CY7C09189/99 CY7C09189/99 [ 100 83 6.5 7.5 ...
Page 5
... Outputs in High Z State ................................. –0.5V to +7.0V DC Input Voltage............................................ –0.5V to +7.0V Note: 8. The Voltage on any input or I/O pin cannot exceed the power pin during power-up. 9. Industrial parts are available in CY7C09099 and CY7C09199 only. Document #: 38-06039 Rev. *A Description A for 64K; and A A for 128K devices). ...
Page 6
Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage Min –4.0 mA Output LOW Voltage Min +4.0 mA Input HIGH Voltage ...
Page 7
AC Test Loads 893 OUTPUT 347 (a) Normal Load (Load 1) AC Test Loads (Applicable to -6 only OUTPUT C V (a) Load 1 ...
Page 8
Switching Characteristics Over the Operating Range Parameter Description f f Flow-Through MAX1 Max f f Pipelined MAX2 Max t Clock Cycle Time - Flow-Through CYC1 t Clock Cycle Time - Pipelined CYC2 t Clock HIGH Time - Flow-Through CH1 t ...
Page 9
Switching Waveforms Read Cycle for Flow-Through Output (FT/PIPE = V t CH1 CLK R ADDRESS DATA OUT t CKLZ OE Read Cycle ...
Page 10
Switching Waveforms (continued) [18, 19] Bank Select Pipelined Read t CYC2 t t CH2 CLK ADDRESS A (B1 0(B1) DATA OUT(B1 ADDRESS A (B2) 0 ...
Page 11
... OUT OE Notes: 24. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 25. CE and ADS = CNTEN, and CNTRST = 26. During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity. Document #: 38-06039 Rev. *A [17, 24, 25, 26 ...
Page 12
Switching Waveforms (continued) Flow-Through Read-to-Write-to-Read ( CYC1 t t CH1 CL1 CLK R ADDRESS DATA IN t CD1 DATA ...
Page 13
Switching Waveforms (continued) Pipelined Read with Address Counter Advance t CYC2 t t CH2 CL2 CLK ADDRESS SAD HAD ADS CNTEN t t SCN HCN DATA OUT Q x-1 READ EXTERNAL ADDRESS ...
Page 14
Switching Waveforms (continued) Write with Address Counter Advance (Flow-Through or Pipelined Outputs) t CYC2 t t CH2 CL2 CLK ADDRESS n INTERNAL A n ADDRESS t t SAD HAD ADS CNTEN t t SCN HCN ...
Page 15
Switching Waveforms (continued) Counter Reset (Pipelined Outputs) t CYC2 t t CH2 CL2 CLK ADDRESS INTERNAL A X ADDRESS SAD HAD ADS t t SCN HCN CNTEN t t SRST HRST CNTRST t SD DATA ...
Page 16
Read/Write and Enable Operation Inputs OE CLK Address Counter Control Operation Previous Address Address CLK ADS ...
Page 17
... CY7C09189-9AC 12 CY7C09189-12AC 128K x9 Synchronous Dual-Port SRAM Speed (ns) Ordering Code 6.5 CY7C09199-6AC 7.5 CY7C09199-7AC 9 CY7C09199-9AC CY7C09199-9AI 12 CY7C09199-12AC Document #: 38-06039 Rev. *A Package Name Package Type A100 100-Pin Thin Quad Flat Pack A100 100-Pin Thin Quad Flat Pack A100 100-Pin Thin Quad Flat Pack ...
Page 18
... Document #: 38-06039 Rev. *A © Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...
Page 19
Document Title: CY7C09089/99, CY7C09189/99 64K/128K x 8/9 Synchronous Dual Port Static RAM Document Number: 38-06039 Issue REV. ECN NO. Date ** 110187 10/21/01 *A 122289 12/27/02 Document #: 38-06039 Rev. *A Orig. of Change Description of Change SZV Change from ...