24C02CT/SN Microchip Technology, 24C02CT/SN Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
24C02CT/SN
Manufacturer Part Number
24C02CT/SN
Description
IC EEPROM 2KBIT 400KHZ 8SOIC
Manufacturer
Microchip Technology
Datasheet
1.24C02CT-IMC.pdf
(30 pages)
Specifications of 24C02CT/SN
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
2K (256 x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
24C02CT/SN
Manufacturer:
MICROCHIP
Quantity:
12 000
24C02C
5.0
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a four-bit control code; for
the 24C02C this is set as ‘1010’ binary for read and
write operations. The next three bits of the control byte
are the Chip Select bits (A2, A1, A0). The Chip Select
bits allow the use of up to eight 24C02C devices on the
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are in effect the three Most Significant bits of the word
address.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’ a read operation is
selected, and when set to a ‘0’ a write operation is
selected. Following the Start condition, the 24C02C
monitors the SDA bus checking the control byte being
transmitted. Upon receiving a ‘1010’ code and appro-
priate Chip Select bits, the slave device outputs an
Acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24C02C will select a read or
write operation.
DS21202J-page 8
DEVICE ADDRESSING
FIGURE 5-1:
5.1
The Chip Select bits A2, A1, A0 can be used to expand
the contiguous address space for up to 16K bits by
adding up to eight 24C02C devices on the same bus.
In this case, software can use A0 of the control byte
as address bit A9, A1 as address bit A10, and A2 as
address bit A11. It is not possible to write or read across
device boundaries.
Start Bit
S
Contiguous Addressing Across
Multiple Devices
1
Control Code
0
Slave Address
1
CONTROL BYTE FORMAT
© 2008 Microchip Technology Inc.
0
Read/Write Bit
A2
Chip Select
Acknowledge Bit
Bits
A1
A0
R/W
ACK