93LC46CT-I/MS Microchip Technology, 93LC46CT-I/MS Datasheet - Page 10
![IC EEPROM 1KBIT 3MHZ 8MSOP](/photos/6/59/65932/mfg_150_c04-111_ms_8-msop_sml.jpg)
93LC46CT-I/MS
Manufacturer Part Number
93LC46CT-I/MS
Description
IC EEPROM 1KBIT 3MHZ 8MSOP
Manufacturer
Microchip Technology
Datasheet
1.93C46BTSN.pdf
(34 pages)
Specifications of 93LC46CT-I/MS
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1K (128 x 8 or 64 x 16)
Speed
3MHz
Interface
Microwire, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C
2.8
The WRITE instruction is followed by 8 bits (if ORG is
low or A-version devices) or 16 bits (if ORG pin is high
or B-version devices) of data, which are written into the
specified address. For 93AA46A/B/C and 93LC46A/B/C
devices, after the last data bit is clocked into DI, the
falling edge of CS initiates the self-timed auto-erase and
programming cycle. For 93C46A/B/C devices, the self-
timed auto-erase and programming cycle is initiated by
the rising edge of CLK on the last data bit.
FIGURE 2-8:
FIGURE 2-9:
DS21749H-page 10
CLK
CLK
CS
DO
CS
DO
DI
DI
Write
1
1
High-Z
High-Z
WRITE TIMING FOR 93AA AND 93LC DEVICES
WRITE TIMING FOR 93C DEVICES
0
0
1
1
A
A
N
N
•••
•••
A0
A0
Dx
Dx
•••
•••
The DO pin indicates the Ready/
device if CS is brought high after a minimum of 250 ns
low (T
is still in progress. DO at logical ‘1’ indicates that the
register at the specified address has been written with
the data specified and the device is ready for another
instruction.
D0
D0
Note:
CSL
T
T
CSL
CSL
). DO at logical ‘0’ indicates that programming
T
After the Write cycle is complete, issuing a
Start bit and then taking CS low will clear
the Ready/
WC
T
WC
Busy
Busy
T
T
SV
SV
Busy
2010 Microchip Technology Inc.
Ready
Ready
status from DO.
Busy
High-Z
High-Z
status of the
T
T
CZ
CZ