25LC320/P Microchip Technology, 25LC320/P Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
25LC320/P
Manufacturer Part Number
25LC320/P
Description
IC EEPROM 32KBIT 2MHZ 8DIP
Manufacturer
Microchip Technology
Specifications of 25LC320/P
Memory Size
32K (4K x 8)
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
2MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-DIP (0.300", 7.62mm)
Memory Configuration
4K X 8
Ic Interface Type
SPI
Clock Frequency
2MHz
Supply Voltage Range
2.5V To 5.5V
Memory Case Style
DIP
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
25LC320/P
Manufacturer:
MCP
Quantity:
640
Company:
Part Number:
25LC320/P
Manufacturer:
MICROCHIP
Quantity:
12 000
25AA320/25LC320/25C320
3.5
The Read Status Register instruction (RDSR) provides
access to the Status register. The Status register may
be read at any time, even during a write cycle. The
Status register is formatted as follows:
The Write-In-Process (WIP) bit indicates whether the
25XX320 is busy with a write operation. When set to a
‘
in progress. This bit is read-only.
FIGURE 3-6:
DS21227E-page 10
1
WPEN
’, a write is in progress; when set to a ‘
SCK
SO
CS
7
SI
Read Status Register Instruction
(RDSR)
X
6
5
X
0
0
READ STATUS REGISTER TIMING SEQUENCE
4
X
0
1
BP1
High-impedance
3
0
instruction
2
BP0
2
0
3
0
WEL
4
0
1
’, no write is
1
5
WIP
0
0
6
1
7
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch. When set to a ‘
allows writes to the array, when set to a ‘
prohibits writes to the array. The state of this bit can
always be updated via the WREN or WRDI commands
regardless of the state of write protection on the Status
register. This bit is read-only.
The Block Protection (BP0 and BP1) bits indicate
which blocks are currently write-protected. These bits
are set by the user issuing the WRSR instruction. These
bits are nonvolatile.
See Figure 3-6 for the RDSR timing sequence.
7
8
6
9
data from Status register
10
5
11
4
12
3
2004 Microchip Technology Inc.
13
2
14
1
15
0
1
0
’, the latch
’, the latch