25LC320A-I/ST Microchip Technology, 25LC320A-I/ST Datasheet - Page 14
![IC EEPROM 32KBIT 10MHZ 8TSSOP](/photos/6/59/65937/c04-086_st_sml.jpg)
25LC320A-I/ST
Manufacturer Part Number
25LC320A-I/ST
Description
IC EEPROM 32KBIT 10MHZ 8TSSOP
Manufacturer
Microchip Technology
Datasheets
1.25AA320AT-IMNY.pdf
(30 pages)
2.25LC160A-ISN.pdf
(24 pages)
3.25AA320A-IP.pdf
(26 pages)
Specifications of 25LC320A-I/ST
Memory Size
32K (4K x 8)
Package / Case
8-TSSOP
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
10MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Organization
4 K x 8
Interface Type
SPI
Maximum Clock Frequency
10 MHz
Access Time
50 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
5 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
25LC320A-I/ST
Manufacturer:
MCP
Quantity:
1 365
Company:
Part Number:
25LC320A-I/ST
Manufacturer:
MICROCHIP
Quantity:
12 000
25LCXXX
4.0
The following protection has been implemented to
prevent inadvertent writes to the array:
• The write enable latch is reset on power-up
• A write enable instruction must be issued to set
• After a byte write, page write or STATUS register
• CS must be set high after the proper number of
• Access to the array during an internal write cycle
TABLE 5-1:
DS22131C-page 14
x = don’t care
the write enable latch
write, the write enable latch is reset
clock cycles to start an internal write cycle
is ignored and programming is continued
(SR bit 1)
WEL
0
1
1
1
DATA PROTECTION
WRITE-PROTECT FUNCTIONALITY MATRIX
(SR bit 7)
WPEN
x
0
1
1
1 (high)
0 (low)
(pin 3)
WP
x
x
Protected Blocks
Preliminary
Protected
Protected
Protected
Protected
5.0
The 25LCXXX powers on in the following state:
• The device is in low-power Standby mode
• The write enable latch is reset
• SO is in high-impedance state
• A high-to-low-level transition on CS is required to
(CS = 1)
enter active state
Unprotected Blocks
POWER-ON STATE
Protected
Writable
Writable
Writable
© 2009 Microchip Technology Inc.
STATUS Register
Protected
Protected
Writable
Writable