EVAL-AD7656-1SDZ Analog Devices, EVAL-AD7656-1SDZ Datasheet - Page 23

• Manufacturer Part Number: EVAL-AD7656-1SDZ
• Description: Data Conversion IC Development Tools Evaluation Control Board
• Manufacturer: Analog Devices
• Type: ADCr
• Series: AD7656-1r

Specifications of EVAL-AD7656-1SDZ

• Rohs: yes
• Product: Evaluation Boards
• Tool Is For Evaluation Of: AD7656-1
• Interface Type: SPI
• Operating Supply Voltage: 4.75 V to 16.5 V
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Factory Pack Quantity: 1

Data Sheet
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Data can be read from the AD7656-1/AD7657-1/AD7658-1 via
the parallel data bus with standard CS and RD signals ( W /B = 0).
To read the data over the parallel bus, tie SER/ PAR SEL low. The
CS and RD input signals are internally gated to enable the
conversion result onto the data bus. The data lines DB0 to DB15
leave their high impedance state when both CS and RD are
logic low.
The CS signal can be permanently tied low, and the RD signal
can be used to access the conversion results. A read operation
can take place after the BUSY signal goes low. The number of
required read operations depends on the number of ADCs that
are simultaneously sampled (see Figure 29). If CONVST A
and CONVST B are simultaneously brought low, four read
operations are required to obtain the conversion results from
V1, V2, V3, and V4. If CONVST A and CONVST C are
simultaneously brought low, four read operations are required
to obtain the conversion results from V1, V2, V5, and V6.
The conversion results are output in ascending order. For
the AD7657-1, DB15 and DB14 contain two leading 0s, and
DB[13:0] output the 14-bit conversion result. For the AD7658-1,
DB[15:12] contain four leading 0s, and DB[11:0] output the
12-bit conversion result.
When using the three CONVST signals to independently
initiate conversions on the three ADC pairs, once a rising edge
CONVST A,
CONVST B,
CONVST C
BUSY
DATA
CS
RD
DB15 TO DB8
t
CONV
RD
CS
Figure 30. Parallel Interface—Read Cycle for Byte Mode of Operation ( W /B = 1, HBEN = 0)
t
2
t
3
V1
Figure 29. Parallel Interface Timing Diagram ( W /B = 0)
t
4
t
3
t
t
V2
5
6
LOW BYTE
t
Rev. D | Page 23 of 32
5
t
6
t
t
7
V3
t
8
4
occurs on any one CONVST pin to initiate a conversion then any
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Although a conversion can be initiated during a read sequence,
it is not recommended practice, because doing so may affect the
performance of the conversion. For the specified performance,
it is recommended to perform the read after the conversion.
For unused input channel pairs, tie the associated CONVST pin
to V
If there is only an 8-bit bus available, the AD7656-1/AD7657-1/
AD7658-1 parallel interface can be configured to operate in byte
mode ( W /B = 1). In this configuration, the DB7/HBEN/DCEN
pin takes on its HBEN function. Each channel conversion result
from the AD7656-1/AD7657-1/AD7658-1 can be accessed in
two read operations, with eight bits of data provided on DB15
to DB8 for each of the read operations (see Figure 30). The
HBEN pin determines whether the read operation first accesses
the high byte or the low byte of the 16-bit conversion result. To
always access the low byte first on DB15 to DB8, tie the HBEN
pin low. To always access the high byte first on DB15 to DB8, tie
the HBEN pin high. In byte mode when all three CONVST pins
are pulsed together to initiate simultaneous conversions on all six
ADCs, 12 read operations are necessary to read back the six
16-/14-/12-bit conversion results. DB[6:0] should be left
unconnected in byte mode.
t
9
t
t
ACQ
DRIVE
9
V4
.
t
7
AD7656-1/AD7657-1/AD7658-1
V5
t
HIGH BYTE
8
V6
t
QUIET
t
10