IS62WV12816BLL-55BLI ISSI, Integrated Silicon Solution Inc, IS62WV12816BLL-55BLI Datasheet - Page 9

no-image

IS62WV12816BLL-55BLI

Manufacturer Part Number
IS62WV12816BLL-55BLI
Description
IC SRAM 2MBIT 55NS 48MBGA
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS62WV12816BLL-55BLI

Format - Memory
RAM
Memory Type
SRAM - Asynchronous
Memory Size
2M (128K x 16)
Speed
55ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
48-MBGA
Density
2Mb
Access Time (max)
55ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
3.3V
Address Bus
17b
Package Type
Mini BGA
Operating Temp Range
-40C to 85C
Number Of Ports
1
Supply Current
3mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
48
Word Size
16b
Number Of Words
128K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS62WV12816BLL-55BLI
Manufacturer:
ISSI
Quantity:
1 710
Part Number:
IS62WV12816BLL-55BLI
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS62WV12816BLL-55BLI
Quantity:
28 003
Part Number:
IS62WV12816BLL-55BLI-TR
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS62WV12816BLL-55BLI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
IS62WV12816ALL,
WRITE CYCLE SWITCHING CHARACTERISTICS
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. H
01/13/2010
Symbol
t
t
t
t
t
t
t
t
t
t
t
and output loading specified in Figure 1.
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the
write.
WC
AW
HA
SD
HD
SCS1/
SA
PWB
PWE
HZWE
LZWE
(3)
t
(3)
SCS2
Parameter
Write Cycle Time
CS1/CS2 to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
LB, UB Valid to End of Write
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High-Z Output
WE HIGH to Low-Z Output
IS62WV12816BLL
Min.
45
35
35
35
35
20
0
0
0
5
1-800-379-4774
45ns
Max.
20
(1,2)
(Over Operating Range)
Min.
55
45
45
45
25
40
0
0
0
5
55 ns
Max.
20
Min.
70
60
60
60
30
50
0
0
0
5
70 ns
Max.
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
9

Related parts for IS62WV12816BLL-55BLI